CN107544931A - Computer system with PCI E boosters, and its establishing method of PCI E boosters - Google Patents
Computer system with PCI E boosters, and its establishing method of PCI E boosters Download PDFInfo
- Publication number
- CN107544931A CN107544931A CN201610482327.6A CN201610482327A CN107544931A CN 107544931 A CN107544931 A CN 107544931A CN 201610482327 A CN201610482327 A CN 201610482327A CN 107544931 A CN107544931 A CN 107544931A
- Authority
- CN
- China
- Prior art keywords
- pci
- boosters
- connectors
- switch
- computer system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention discloses a kind of computer system with PCI E boosters, and its establishing method of PCI E boosters, the computer system includes CPU, PCI E switch, logic unit, PCI E boosters and PCI E connectors.After computer system starts, CPU is connected to the PCI E modules being connected with PCI E connectors and obtains the information of PCI E modules.The CPU then buffer according to gained information setting logic unit, logic unit again the setting value output corresponding signal according to buffer to PCI E switch, use PCI E switch PCI E connectors are carried out corresponding to configuration setting.The BIOS of computer system according to control command corresponding to the information generation of PCI E modules and is transferred to PCI E boosters simultaneously, to adjust the inner parameter of PCI E boosters so that the setting of PCI E boosters is consistent with PCI E modules.
Description
Technical field
The present invention relates to a kind of computer system and its establishing method, more particularly to a kind of computer with PCI-E boosters
System, and its establishing method of PCI-E boosters.
Background technology
Quick PC interface (Personal Computer Interface Express, PCI-E) is computer now
One of internal general connecting interface.When a computer system, which needs to expand, connects various functional module (such as network card, display
Card etc.), it can typically be connected by the PCI-E connectors on the motherboard of the computer system.
Furthermore because PCI-E transmission speed is exceedingly fast (transfer rate that such as PCI-E 4.0 about can reach 16GT/s), because
This is when transmission range is long, it is necessary to signal enhancing is carried out using PCI-E boosters (redriver), to maintain PCI-E
The integrity degree of signal.
However, different PCI-E functional modules have different information (such as model is different, the internal chip used not
With etc.), therefore the parameter of the PCI-E boosters in the computer system have to it is corresponding adjust, could be with being connected
PCI-E functional modules are consistent.
In in the prior art, usually the PCI-E is strengthened using the mode of hardware setting (hardware setting)
The parameter of device is adjusted, such as in external one corresponding resistance of the outside of the PCI-E boosters, is adjusted by the change of resistance value
The parameter of the whole PCI-E boosters.But above-mentioned resistance is the main frame that the computer system is connected in a manner of human weld
Plate, when the PCI-E functional modules connected are replaced, user must just change the resistance manually.Such adjustment side
Formula need to take a long time, and can cause the sizable trouble of user in fact.Furthermore resistance of replacing repeatedly, it will to this
Motherboard causes to damage.
In addition, a thumb-acting switch can be provided with the motherboard of part, and this is adjusted by the operation to the thumb-acting switch
The parameter of PCI-E boosters.But the thumb-acting switch still needs user with manually operated, and its mode of operation must be right
According to genuine specification, real inadequate intuition.Furthermore the thumb-acting switch can occupy configuration space valuable on the motherboard in fact, cause this
The area of motherboard is excessive, thus is not exposed to market favor.
The content of the invention
The main object of the present invention, it is to provide a kind of computer system with PCI-E boosters, and its PCI-E enhancings
The establishing method of device, the configuration of PCI-E switch, and adjust automatically can be set automatically according to the information of external PCI-E module
The parameter of PCI-E boosters, so that the PCI-E signals that PCI-E module transmits/receives can be complete.
In order to reach above-mentioned purpose, the present invention discloses a kind of computer system with PCI-E boosters, including：
One PCI-E connectors, to expand one PCI-E module of connection；
One PCI-E boosters, connect the PCI-E connectors；
One PCI-E switch, the PCI-E boosters are connected, and the PCI-E connectors are connected by the PCI-E boosters；
One logic unit, the PCI-E switch is connected, and there is a buffer；And
One CPU, the PCI-E switch and the logic unit are connected, being obtained after computer system startup should
The information of PCI-E module, according to the information setting buffer；
Wherein, the logic unit exports a pair of induction signals to the PCI-E switch according to the setting value of the buffer, and
The PCI-E switch carries out configuration configuration to induction signal according to this to the PCI-E connectors；
Wherein, the CPU performs a BIOS after computer system startup, and the BIOS produces according to the information
A corresponding control command is simultaneously transferred to the PCI-E boosters, and the PCI-E boosters are joined according to the inside of control command adjustment one
Number is extremely consistent with the PCI-E module.
As described above, wherein the logic unit is a complex programmable logic device (Complex Programmable
Logic Device,CPLD)。
As described above, wherein when this to induction signal is a low-potential signal when, the PCI-E switch set the PCI-E company
The logic for connecing device is one group of PCI-E X8 connector；When this to induction signal is a high potential signal when, the PCI-E switch setting
The logic of the PCI-E connectors is one group or two groups of PCI-E X4 connectors.
As described above, wherein the CPU by a System Management Bus (System Management Bus,
SMB the PCI-E connectors) are connected to read the information of the PCI-E module, and the BIOS is passed by the System Management Bus
The control command is passed to the PCI-E boosters.
As described above, wherein the quantity of the PCI-E boosters is multiple, the quantity of the PCI-E connectors is multiple, and this is more
Individual PCI-E connectors connect the plurality of PCI-E boosters respectively, and the computer system further includes System Management Bus switching
Device, the System Management Bus switch connect the CPU, the plurality of PCI-E boosters and the plurality of PCI-E connections
Device, the address for stagger the plurality of PCI-E boosters and the plurality of PCI-E connectors.
As described above, wherein the information includes the title, model, a chip number of the chip used of the PCI-E module
At least one of code and an applicable PCI-E configurations, the inner parameter include first value (Equalization, EQ) and
One weight (De-Emphasis, DEM).
In order to achieve the above object, invention additionally discloses the PCI-E boosters that a kind of computer system as described above uses
Establishing method, including：
A) CPU obtains the information of the PCI-E module after computer system startup；
B) buffer of the CPU according to the information setting logic unit；
C) logic unit exports this to induction signal to the PCI-E switch according to the setting value of the buffer；
D) the PCI-E switch carries out configuration configuration to induction signal according to this to the PCI-E connectors；
E) CPU performs the BIOS after computer system startup；
F) BIOS produces the corresponding control command according to the information and is transferred to the PCI-E boosters；
G) the PCI-E boosters adjust an inner parameter according to the control command and are extremely consistent with the PCI-E module；And
H) BIOS sends a reset signal to make the computer system restart.
As described above, wherein the information includes the title, model, a chip number of the chip used of the PCI-E module
At least one of code and an applicable PCI-E configurations, the inner parameter include first value (Equalization, EQ) and
One weight (De-Emphasis, DEM).
As described above, in wherein step a, the CPU system passes through a System Management Bus (System
Management Bus, SMB) the PCI-E connectors are connected to obtain the information of the PCI-E module, and in step f,
The BIOS systems transmit the control command to the PCI-E boosters by the System Management Bus.
As described above, in wherein step d, when this to induction signal is a low-potential signal when, PCI-E switch setting
The logic of the PCI-E connectors is one group of PCI-E X8 connector, when this to induction signal is a high potential signal when, the PCI-E
Switch sets the logic of the PCI-E connectors as one group or two groups of PCI-E X4 connectors.
As described above, further include the following steps after wherein step g：
G1) BIOS judge whether one manually adjust function whether enable；
G2) manually adjust a BIOS setup page is shown when function is enabled in this, wherein the BIOS setup page is shown
The inner parameter of the PCI-E boosters；
G3 a peripheral operation) is received by the BIOS setup page, to adjust the inner parameter of the PCI-E boosters；
And
G4) step h is performed when the BIOS setup page is left.
By the technological means of the present invention, the user of the computer system need not manually set matching somebody with somebody for the PCI-E switch
Put, need not also manually adjust the parameter of PCI-E boosters.The computer system can be according to the information of the PCI-E module, in normal
The related setting and adjustment of the PCI-E switch and the PCI-E boosters are automatically performed in start process, it is quite convenient.
Brief description of the drawings
Fig. 1 is the system architecture diagram of the first specific embodiment of the present invention；
Fig. 2 is the system architecture diagram of the second specific embodiment of the present invention；
Fig. 3 is the System Management Bus switch configurations figure of the first specific embodiment of the present invention；
Fig. 4 A are the PCI-E switch configurations figures of the first specific embodiment of the present invention；
Fig. 4 B are the PCI-E switch configurations figures of the second specific embodiment of the present invention；
Fig. 4 C are the PCI-E switch configurations figures of the 3rd specific embodiment of the present invention；
Fig. 4 D are the PCI-E switch configurations figures of the 4th specific embodiment of the present invention；
Fig. 5 is the setting process figure of the first specific embodiment of the present invention；
Fig. 6 is the setting process figure of the second specific embodiment of the present invention.
Wherein, reference：
1 ... computer system；
10 ... System Management Bus；
11 ... CPU；
12 ... PCI-E switch；
13 ... logic units；
131 ... buffers；
14 ... PCI-E boosters；
141 ... first Signal Boosters；
1411 ... first reception signal boosters；
1412 ... first send Signal Booster；
142 ... secondary signal boosters；
1421 ... second reception signal boosters；
1422 ... second send Signal Booster；
15 ... PCI-E connectors；
151 ... the first PCI-E connectors；
152 ... the 2nd PCI-E connectors；
16 ... System Management Bus switch；
2 ... PCI-E modules；
S10~S26 ... setting procedure；
S230~S234 ... setting procedure.
Embodiment
The hereby just preferred embodiment of the present invention, coordinates schema, describes in detail as after.
Refering to Fig. 1, for the system architecture diagram of the first specific embodiment of the present invention.The invention discloses one kind to have PCI-
The computer system (hereinafter simply referred to as computer system 1) of E boosters, as shown in figure 1, the computer system 1 mainly includes a centre
Manage unit (Central Processing Unit, CPU) 11, one PCI-E switch (PCI-E switch) 12, one logic list
First 13, one PCI-E boosters (PCI-E redriver) 14 and a PCI-E connectors (PCI-E slot) 15.
The PCI-E connectors 15 as the computer system 1 an extended interface, to expand connection outside a PCI-E
Module 2.The PCI-E module 2 may be, for example, that Local Area Network (Local Area Network, LAN) interface card or display card etc. expand
Mold filling block, but be not limited.In the present embodiment, the PCI-E connectors 15 can be used to connect different classes of PCI-E module,
Wherein different classes of PCI-E module has different models, title respectively, using different chips, and is likely to be suited for
Different PCI-E configurations.
The PCI-E boosters 14 mainly connect the PCI-E connectors 15, to what is transmitted/received to the PCI-E connectors 15
PCI-E signals are strengthened so that are transmitted between the PCI-E module 2 of the PCI-E connectors 15 connection and the computer system 1
PCI-E signals can be more complete.It is noted that with the single PCI-E connector 15 and single in the present embodiment
Exemplified by the PCI-E boosters 14, for example, but the PCI-E connectors 15 and the PCI-E boosters 14 quantity not with one
It is individual to be limited and (be detailed later).
The PCI-E switch 12 connects the PCI-E boosters 14, and connects the PCI-E by the PCI-E boosters 14 and connect
Connect device 15.As described in the text, the different types of PCI-E module 2 may be applied to different PCI-E configurations, this implementation
In example, the computer system 1 carries out configuration configuration to the PCI-E connectors 15 automatically by the PCI-E switch 12, should with order
The logic of PCI-E connectors 15 may conform to the demand of the PCI-E module 2.
The logic unit 13 connects the PCI-E switch 12, and in the present embodiment, the logic unit 13 is by the central processing list
The control of member 11, configured with assisting the PCI-E switch 12 to carry out above-mentioned configuration.
The CPU 11 mainly connects the PCI-E switch 12 and the logic unit 13, also, the central processing
Unit 11 is also connected with the PCI-E connectors 15.In the present invention, after the computer system 1 is activated, the CPU 11 is straight
Connected the PCI-E connectors 15 to connect and read the PCI-E module 2, to obtain the information of the PCI-E module 2.Specifically,
The information may be, for example, the title of the PCI-E module 2, model, a chip number of the chip (figure does not indicate) used and suitable
At least one of one PCI-E configurations.But one of instantiation of the present invention is above are only, should not be with this
It is limited.
The CPU 11 is after the information of the PCI-E module 2 is obtained, then according to the information setting logic
One buffer 131 of unit 13.After the completion of the CPU 11 setting, the logic unit 13 is i.e. according to the buffer 131
Setting value export a pair of induction signals to the PCI-E switch 12, use, the PCI-E switch 12 can be according to this to induction signal
Configuration configuration is carried out to the PCI-E connectors 15 connected.
It is noted that in the present embodiment, the logic unit 13 can be mainly a complex programmable logic device
(Complex Programmable Logic Device, CPLD), and the logic unit 13 output this to induction signal be one
Low-potential signal (Low) or a high potential signal (High).The PCI-E switch 12 is low potential to induction signal by identifying this
Signal and high potential signal, to carry out corresponding configuration configuration (being detailed later) to the PCI-E connectors 15.
In the present invention, after the computer system 1 is activated, the CPU 11 is except reading the PCI-E module 2
Outside the information, while also perform a basic input output system (Basic Input/Output System, BIOS).The BIOS
Tie up in the start-up course of the computer system 1, according to a control command corresponding to the information generation of the PCI-E module 2, and
The control command is transferred to the PCI-E boosters 14.Thereby, the PCI-E boosters 14 can adjust one according to the control command
Inner parameter, to make the inner parameter to be consistent with the demand of the PCI-E module 2.In the present embodiment, the inner parameter can
For example, first value (Equalization, EQ) and a weight (De-Emphasis, DEM), but be not limited.The EQ
Value and the Common Parameters that the DEM values are Signal Booster, are repeated no more in this.
Specifically, in the present embodiment, the CPU 11 mainly passes through a System Management Bus (System
Management Bus, SMB) 10 the PCI-E connectors 15 are connected, and then connected by the PCI-E connectors 15 and read this
PCI-E module 2.Also, the above-mentioned control command is transferred to the PCI-E boosters by the BIOS by the System Management Bus 10
14, use and make the PCI-E boosters 14 to adjust the inner parameter according to the control command.
It is noted that the System Management Bus 10 has a unique address, therefore have when in the computer system 1
When multiple PCI-E boosters 14 are with multiple PCI-E connectors 15, it would be possible to the problem of address entanglement occurs, lead
Cause the CPU 11 can not properly read the PCI-E module 2, or the BIOS can not correctly transmit the control command
To the PCI-E boosters 14.
Referring to Fig. 2, the system architecture diagram of the second specific embodiment for the present invention.In the present embodiment, the computer system
System 1 has two PCI-E boosters 14, and has two PCI-E connectors 15.Specifically, in the present embodiment, the electricity
The PCI-E switch 12 of brain system 1 connects one first Signal Booster 141 and a secondary signal booster 142, first letter
Number booster 141 connects one the oneth PCI-E connectors 151, and the secondary signal booster 142 connects one the 2nd PCI-E connectors
152, and the 2nd PCI-E connectors 152 connect the PCI-E module 2 of outside.
In the present embodiment, the computer system 1 also includes a System Management Bus switch 16, System Management Bus switching
Device 16 by the System Management Bus 10 connect the CPU 11, while connect first Signal Booster 141,
The secondary signal booster 142, the first PCI-E connectors 151 and the 2nd PCI-E connectors 152.When the central processing list
Member 11 will connect the first PCI-E connectors 151 or the 2nd PCI-E connectors 152, or when the BIOS will transmit the control
When order is to first Signal Booster 141 or the secondary signal booster 142, the System Management Bus switch 16 can be passed through
Come the address of stagger those PCI-E boosters 14 and those PCI-E connectors 15, to avoid access errors.
Please refer to Fig. 3, for the System Management Bus switch configurations figure of the first specific embodiment of the present invention.Such as figure
Shown in 3, the System Management Bus switch 16 is mainly mutually passed on from one to another by the System Management Bus 10 and the CPU 11
Delivery data signal (SMB_DATA) and clock signal (SMB_CLK), and the System Management Bus switch 16 uses one only
One address (Address:0x1110111x).
, can be first according to the signal when System Management Bus switch 16 receives the signal that the CPU 11 is sent
A destination device of the CPU 11 is identified, and transmits the signal to the first PCI-E according to recognition result and connects
Connect device 151 (DATA_SLOT1/CLK_SLOT1) or the 2nd PCI-E connectors 152 (DATA_SLOT2/CLK-SLOT2).Such as
This one, the CPU 11 can connect multiple PCI-E connectors by the single System Management Bus 10
15, correctly to read the information of the PCI-E module 2, the problem of without having address entanglement.
In addition, in the present embodiment, the first Signal Booster 141 mainly includes one first reception signal (Rx1) booster
1411 and one first send signal (Tx1) booster 1412, and the secondary signal booster 142 mainly includes one second reception signal
(Rx1) booster 1421 and 1 second sends signal (Tx1) booster 1422.
After the BIOS produces the control command, mainly the control command is sent to this by the System Management Bus 10
System Management Bus switch 16.The System Management Bus switch 16 is first depending on the content recognition of the control command BIOS
A destination device, and the control command is sent to the first reception signal booster 1411 according to recognition result
(Address:0xB0), the second reception signal booster 1421 (0xB2), the first transmission Signal Booster 1412 (0xB4)
Or the second transmission Signal Booster 1422 (0xB6).Consequently, it is possible to the BIOS can pass through unique System Management Bus 10
To adjust the inner parameter of multiple PCI-E boosters 14 respectively, the problem of without having address entanglement.
Continue please refer to Fig. 2 and Fig. 4 A to Fig. 4 D, wherein Fig. 4 A to Fig. 4 D are respectively that of the invention first is specific
Embodiment to the 4th specific embodiment PCI-E switch configurations figures.In the present invention, the logic unit 13 is mainly that foundation should
The setting value of buffer 131, this is exported to induction signal to the PCI-E switch 12.More specifically, work as the PCI-E connectors 15
Quantity for for the moment, the logic unit 13 mainly only export one group this to induction signal.When the quantity of the PCI-E connectors 15 is two
When, the logic unit 13 export two groups this to induction signal, by that analogy.
Specifically, this is a low-potential signal (Low) or a high potential signal (High) to induction signal.When this is to induction signal
For the low-potential signal when, the PCI-E switch 12 can set corresponding to the PCI-E connectors 15 logic as one group of PCI-E
X8 connectors.When this to induction signal is the high potential signal when, the PCI-E can set corresponding to the PCI-E connectors 15 patrol
It is one group of PCI-E X4 connector or two groups of PCI-E X4 connectors to collect.
As shown in Figure 4 A, if the quantity of the PCI-E connectors 15 be two, and the logic unit 13 output this to induction signal
For two low-potential signals when, the logic of the first PCI-E connectors 151 can be set as one group by the PCI-E switch 12
PCI-E X8 connectors, and the logic of the 2nd PCI-E connectors 152 is also set to one group of PCI-E X8 connector.That is, should
PCI-E switch 12 is that one group of PCI-E X8 signal logic is switched to two groups of PCI-E X8 signals by the CPU 11.
As shown in Figure 4 B, if the quantity of the PCI-E connectors 15 be two, and the logic unit 13 output this to induction signal
For two high potential signals when, the PCI-E switch 12 can by the logic of the first PCI-E connectors 151 be set as one group or
Two groups of PCI-E X4 connectors, and the logic of the 2nd PCI-E connectors 152 is also set to one group or two groups of PCI-E X4 and connected
Connect device.That is, the PCI-E switch 12 is that one group of PCI-E X8 signal logic is switched to two to four groups by the CPU 11
PCI-E X4 signals.
As shown in Figure 4 C, if the quantity of the PCI-E connectors 15 be two, and the logic unit 13 output this to induction signal
For+one high potential signal of a low-potential signal when, the PCI-E switch 12 can patrolling the first PCI-E connectors 151
Collect and be set as one group of PCI-E X8 connector, and the logic of the 2nd PCI-E connectors 152 is set as one group or two groups of PCI-
E X4 connectors.That is, the PCI-E switch 12 is that one group of PCI-E X8 signal logic is switched to one by the CPU 11
The group of group PCI-E X8 signals+one or two groups of PCI-E X4 signals.
As shown in Figure 4 D, if the quantity of the PCI-E connectors 15 be two, and the logic unit 13 output this to induction signal
For+one low-potential signal of a high potential signal when, the PCI-E switch 12 can patrolling the first PCI-E connectors 151
Collect and be set as one group or two groups of PCI-E X4 connectors, and the logic of the 2nd PCI-E connectors 152 is set as one group of PCI-
E X8 connectors.That is, the PCI-E switch 12 is that one group of PCI-E X8 signal logic is switched to one by the CPU 11
Group or two groups of group PCI-E X8 signals of PCI-E X4 signals+one.
This sent by the logic unit 13 can be connected to the PCI-E to induction signal, the computer system 1 of the invention
Module 2 and after obtaining the information, carries out the configuration configuration of the PCI-E switch 12, to make the group of the PCI-E switch 12 automatically
State configuration can be consistent with the demand of the PCI-E module 2.But example of the present invention is the foregoing is only, but should not
As limit.
Refering to Fig. 5, for the setting process figure of the first specific embodiment of the present invention.First, the computer system 1 is grasped by outside
Make and start (step S10), now, if the computer system 1 has connects the PCI-E module 2 by the PCI-E connectors 15,
The CPU 11 of the computer system 1 can be connected by the PCI-E connectors 15 and read the (step of PCI-E module 2
S12), to obtain the information (step S14) of the PCI-E module 2.In the present embodiment, the information may be, for example, mainly the PCI-E
At least one of the title of module 2, model, the chip number of the chip used and applicable PCI-E configurations, but be not subject to
Limit.
It is noted that in above-mentioned step S12, the CPU 11 is mainly total by the system administration
Line 10 connects the PCI-E connectors 15.Also, when the quantity of the PCI-E connectors 15 is multiple (such as being somebody's turn to do shown in Fig. 2
First PCI-E connectors 151 and the 2nd PCI-E connectors 152), the CPU 11 passes through the System Management Bus
10 are connected to the PCI-E connectors 15 being connected with the PCI-E module 2 with the System Management Bus switch 16.
After the information that the CPU 11 obtains the PCI-E module 2, the CPU 11 then foundation
The buffer 131 (step S16) of the information setting of gained logic unit 13.Then, the logic unit 13 is temporary according to this
The setting value of storage 131 exports this to induction signal to the PCI-E switch 12, to make the PCI-E switch 12 according to the correspondence
Signal carries out configuration configuration (step S18) to the PCI-E connectors 15.
In the present embodiment, this is low-potential signal or high potential signal to induction signal.When the logic unit 13 exports low electricity
During the signal of position, the PCI-E switch 12 sets the logic of the PCI-E connectors 15 as one group of PCI-E X8 connector；When this is patrolled
When collecting the output high potential signal of unit 13, the PCI-E switch 12 sets the logic of the PCI-E connectors 15 as one group or two groups
PCI-E X4 connectors.
While above-mentioned step S16 and step S18 is performed, the CPU 11 also performs the BIOS, and
And produce the corresponding control command (step S20) according to the information of the PCI-E module 2 by the BIOS.Then, the BIOS will
The control command is transferred to the PCI-E boosters 14, to make the PCI-E boosters 14 adjust inside ginseng according to the control command
Number so that the inner parameter is consistent (step S22) with the demand of the PCI-E module 2.
It is noted that in step S22, the BIOS mainly transmits the control by the System Management Bus 10 and ordered
Make to the PCI-E boosters 14.If also, the quantity of the PCI-E boosters 14 for it is multiple (such as shown in Fig. 2 this first letter
Number booster 141 and the secondary signal booster 142), then the BIOS mainly passes through the System Management Bus 10 and the system pipes
Bus switch 16 is managed, the control command is transferred to the corresponding PCI-E boosters 14.Also, the PCI-E boosters 14 are led
If adjust such as inner parameter such as change value (EQ) and weight (DEM), but be not limited according to the control command.
After step S22, the BIOS sends a reset signal (step S24), uses, the computer system 1 is heavy according to this
Confidence number restarts (step S26).After the computer system 1 restarting, the PCI-E switch 12, the PCI-E boosters
14 have all used correct setting with the PCI-E connectors 15.Consequently, it is possible to the PCI-E module 2 can be with the central processing list
Member 11 is correctly linked up, and the PCI-E signals that the PCI-E module 2 transmits mutually with the CPU 11 can be complete.
As described in the text, the present invention is mainly in the start process of the computer system 1, by the BIOS automatically to this
The inner parameter of PCI-E boosters 14 is set, therefore can't be discovered in user under normal circumstances.But in order to
User is made voluntarily to adjust the inner parameter of the PCI-E boosters 14 according to other purposes, or when problem occurs
It is whether wrong (Debug) to inquire about the setting of the BIOS, therefore, invention further provides a manual Adjusted Option.
Refering to Fig. 6, for the setting process figure of the second specific embodiment of the present invention.As shown in fig. 6, in the foregoing step
After S22, the BIOS has completed the setting of the inner parameter of the PCI-E boosters 14.Then, the BIOS judges itself one
Manually adjust whether function is enabled (step S230).If this manually adjusts function and is not enabled, represent the BIOS to the PCI-E
The setting of booster 14 is not required to be intervened by user, therefore the BIOS directly performs step S24.
If this manually adjusts function and is enabled, the BIOS further shows a BIOS setup page (step S231), its
In the BIOS setup page show inner parameter (such as suchization that the PCI-E boosters 14 are set in step S22
Be worth (EQ) and weight (DEM) etc.) the setting value grade (Level), the numerical value (dB) of weight etc. of change value (such as etc.).
Then, the BIOS judges whether to receive peripheral operation (step S232) by the BIOS setup page.If by this
The BIOS setup page receives peripheral operation, then the BIOS according to the peripheral operation correspondingly adjust the PCI-E boosters 14 this is interior
Portion's parameter (step S233).Then, the BIOS judges whether to receive the instruction (step S234) for leaving the BIOS setup page.In
Do not receive before leaving the instruction of the BIOS setup page, the BIOS repeats step S232 and step S233.Also,
After the instruction for leaving the BIOS setup page is received, the BIOS leaves the BIOS setup page, and enters the step
S24。
By the present invention, the computer system 1 can in grafting the PCI-E module 2 and after starting, according to the PCI-E moulds
The relevant information of block 2, the related setting of the PCI-E switch 12 and the PCI-E boosters 14 is automatically performed, it is quite convenient.
The foregoing is only the present invention preferred embodiments, it is non-thus i.e. limit to the present invention scope of patent protection, therefore
Such as with the equivalence changes carried out by present invention, similarly all it is included within the scope of the present invention.
Claims (11)
- A kind of 1. computer system with PCI-E boosters, it is characterised in that including：One PCI-E connectors, to expand one PCI-E module of connection；One PCI-E boosters, connect the PCI-E connectors；One PCI-E switch, the PCI-E boosters are connected, and the PCI-E connectors are connected by the PCI-E boosters；One logic unit, the PCI-E switch is connected, and there is a buffer；AndOne CPU, the PCI-E switch and the logic unit are connected, the PCI- is obtained after computer system startup The information of E modules, according to the information setting buffer；Wherein, the logic unit exports a pair of induction signals to the PCI-E switch according to the setting value of the buffer, and should PCI-E switch carries out configuration configuration to induction signal according to this to the PCI-E connectors；Wherein, the CPU performs a BIOS after computer system startup, and the BIOS produces corresponding according to the information A control command and be transferred to the PCI-E boosters, the PCI-E boosters according to the control command adjust an inner parameter extremely It is consistent with the PCI-E module.
- 2. computer system according to claim 1, it is characterised in that the logic unit fills for a complex programmable logic Put.
- 3. computer system according to claim 2, it is characterised in that when this to induction signal is a low-potential signal when, should PCI-E switch sets the logic of the PCI-E connectors as one group of PCI-E X8 connector；When this is a high potential to induction signal During signal, the PCI-E switch sets the logic of the PCI-E connectors as one group or two groups of PCI-E X4 connectors.
- 4. computer system according to claim 1, it is characterised in that the CPU passes through a System Management Bus The PCI-E connectors are connected to read the information of the PCI-E module, and the BIOS should by the System Management Bus transmission Control command is to the PCI-E boosters.
- 5. computer system according to claim 4, it is characterised in that the quantity of the PCI-E boosters is multiple, the PCI- The quantity of E connectors is multiple, and the plurality of PCI-E connectors connect the plurality of PCI-E boosters, and the computer system respectively Also include a System Management Bus switch, the System Management Bus switch connects the CPU, the plurality of PCI-E Booster and the plurality of PCI-E connectors, the address for stagger the plurality of PCI-E boosters and the plurality of PCI-E connectors.
- 6. computer system according to claim 1, it is characterised in that the information includes title, the type of the PCI-E module Number, use a chip a chip number and an applicable PCI-E configurations at least one, the inner parameter include one Deng change value and a weight.
- A kind of 7. establishing method for the PCI-E boosters that computer system according to claim 1 uses, it is characterised in that Including：A) CPU obtains the information of the PCI-E module after computer system startup；B) buffer of the CPU according to the information setting logic unit；C) logic unit exports this to induction signal to the PCI-E switch according to the setting value of the buffer；D) the PCI-E switch carries out configuration configuration to induction signal according to this to the PCI-E connectors；E) CPU performs the BIOS after computer system startup；F) BIOS produces the corresponding control command according to the information and is transferred to the PCI-E boosters；G) the PCI-E boosters adjust an inner parameter according to the control command and are extremely consistent with the PCI-E module；AndH) BIOS sends a reset signal to make the computer system restart.
- 8. establishing method according to claim 7, it is characterised in that the information includes title, the type of the PCI-E module Number, use a chip a chip number and an applicable PCI-E configurations at least one, the inner parameter include one Deng change value and a weight.
- 9. establishing method according to claim 7, it is characterised in that in step a, the CPU system passes through one System Management Bus connects the PCI-E connectors to obtain the information of the PCI-E module, and in step f, the BIOS leads to Cross the System Management Bus and transmit the control command to the PCI-E boosters.
- 10. establishing method according to claim 7, it is characterised in that in step d, when this is a low electricity to induction signal During the signal of position, the PCI-E switch sets the logic of the PCI-E connectors as one group of PCI-E X8 connector, believes when this is corresponding When number being a high potential signal, the logic that the PCI-E switch sets the PCI-E connectors connects as one group or two groups of PCI-E X4 Connect device.
- 11. establishing method according to claim 7, it is characterised in that also comprise the following steps after step g：G1) BIOS judge whether one manually adjust function whether enable；G2) manually adjust a BIOS setup page is shown when function is enabled in this, wherein the BIOS setup page shows this The inner parameter of PCI-E boosters；G3 a peripheral operation) is received by the BIOS setup page, to adjust the inner parameter of the PCI-E boosters；AndG4) step h is performed when the BIOS setup page is left.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610482327.6A CN107544931B (en) | 2016-06-27 | 2016-06-27 | Computer system with PCI-E intensifier and setting method of PCI-E intensifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610482327.6A CN107544931B (en) | 2016-06-27 | 2016-06-27 | Computer system with PCI-E intensifier and setting method of PCI-E intensifier |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107544931A true CN107544931A (en) | 2018-01-05 |
| CN107544931B CN107544931B (en) | 2020-05-26 |
Family
ID=60961935
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610482327.6A Active CN107544931B (en) | 2016-06-27 | 2016-06-27 | Computer system with PCI-E intensifier and setting method of PCI-E intensifier |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107544931B (en) |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090052903A1 (en) * | 2007-08-24 | 2009-02-26 | Kip Mussatt | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency |
| US20100254096A1 (en) * | 2009-04-01 | 2010-10-07 | Daehwan Kim | Hot Swappable Computer Card Carrier |
| US20110113178A1 (en) * | 2009-11-09 | 2011-05-12 | Hitachi, Ltd. | Computer device and control method for the same |
| CN102566453A (en) * | 2010-12-20 | 2012-07-11 | 陕西海泰电子有限责任公司 | PXI e slot controller |
| US20120191887A1 (en) * | 2011-01-11 | 2012-07-26 | Hitachi, Ltd. | Computer system and method for signal transmitting |
| CN104115137A (en) * | 2012-01-12 | 2014-10-22 | 英特尔公司 | PCIe SMBus slave address self-selection |
| CN104125298A (en) * | 2014-08-08 | 2014-10-29 | 浪潮电子信息产业股份有限公司 | Multi-CPU (Central Processing Unit) processing system design method for realizing data high-speed switching adopting PCIE (Peripheral Component Interface Express) channel |
| CN104503933A (en) * | 2014-12-03 | 2015-04-08 | 浪潮集团有限公司 | PCIE automatic switching design based on multi-path server system |
| CN104598403A (en) * | 2015-01-14 | 2015-05-06 | 浪潮电子信息产业股份有限公司 | Cluster storage system based on PCIE (peripheral component interface express) switch |
| CN204883525U (en) * | 2015-09-09 | 2015-12-16 | 浪潮电子信息产业股份有限公司 | External switching card |
| CN204904267U (en) * | 2015-09-01 | 2015-12-23 | 北京立华莱康平台科技有限公司 | Compatible reinforcing means and host devices of PCIE bus |
| CN205071039U (en) * | 2012-12-12 | 2016-03-02 | 英特尔公司 | Chip, treater and contain system of treater with compensating impedance |
| US20160077799A1 (en) * | 2014-09-16 | 2016-03-17 | Fujitsu Limited | Control device and control method |
-
2016
- 2016-06-27 CN CN201610482327.6A patent/CN107544931B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090052903A1 (en) * | 2007-08-24 | 2009-02-26 | Kip Mussatt | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency |
| US20100254096A1 (en) * | 2009-04-01 | 2010-10-07 | Daehwan Kim | Hot Swappable Computer Card Carrier |
| US20110113178A1 (en) * | 2009-11-09 | 2011-05-12 | Hitachi, Ltd. | Computer device and control method for the same |
| CN102566453A (en) * | 2010-12-20 | 2012-07-11 | 陕西海泰电子有限责任公司 | PXI e slot controller |
| US20120191887A1 (en) * | 2011-01-11 | 2012-07-26 | Hitachi, Ltd. | Computer system and method for signal transmitting |
| CN104115137A (en) * | 2012-01-12 | 2014-10-22 | 英特尔公司 | PCIe SMBus slave address self-selection |
| CN205071039U (en) * | 2012-12-12 | 2016-03-02 | 英特尔公司 | Chip, treater and contain system of treater with compensating impedance |
| CN104125298A (en) * | 2014-08-08 | 2014-10-29 | 浪潮电子信息产业股份有限公司 | Multi-CPU (Central Processing Unit) processing system design method for realizing data high-speed switching adopting PCIE (Peripheral Component Interface Express) channel |
| US20160077799A1 (en) * | 2014-09-16 | 2016-03-17 | Fujitsu Limited | Control device and control method |
| CN104503933A (en) * | 2014-12-03 | 2015-04-08 | 浪潮集团有限公司 | PCIE automatic switching design based on multi-path server system |
| CN104598403A (en) * | 2015-01-14 | 2015-05-06 | 浪潮电子信息产业股份有限公司 | Cluster storage system based on PCIE (peripheral component interface express) switch |
| CN204904267U (en) * | 2015-09-01 | 2015-12-23 | 北京立华莱康平台科技有限公司 | Compatible reinforcing means and host devices of PCIE bus |
| CN204883525U (en) * | 2015-09-09 | 2015-12-16 | 浪潮电子信息产业股份有限公司 | External switching card |
Non-Patent Citations (1)
| Title |
|---|
| 杨松山: ""基于CPCI平台的PCIE总线高速交换背板设计与实现"", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107544931B (en) | 2020-05-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7603501B2 (en) | Communication circuit of serial peripheral interface devices | |
| CN105573951B (en) | A kind of ahb bus interface system for data stream transmitting | |
| US20090210637A1 (en) | Providing device parameters | |
| CN111159085A (en) | Automatic configuration method of PCIE (peripheral component interface express) bandwidth, server mainboard and server | |
| CN111901164B (en) | Adaptive control method, device, equipment and system of OCP NIC network card | |
| CN101788972A (en) | System and method for transmitting data | |
| CN103473141A (en) | Method for out-of-band check and modification of BIOS (basic input/output system) setting options | |
| JP6854407B2 (en) | Card device, host device and communication method | |
| CN105808396A (en) | Chip debugging device, debugging method and SOC (System of Chip) chip system | |
| DE102017121465A1 (en) | DATA PROTOCOL FOR MANAGING PERIPHERAL DEVICES | |
| US20200192850A1 (en) | Alternative protocol selection | |
| WO2017024819A1 (en) | System and method for implementing read/write of board information | |
| CN106126465B (en) | A kind of data transmission method and device | |
| CN103885421B (en) | A kind of STD bus controller | |
| CN102654857A (en) | Communication method capable of simulating SPI protocol by adopting GPIO interface | |
| US9158609B2 (en) | Universal serial bus testing device | |
| CN104615558B (en) | A kind of data transferring method and electronic device | |
| CN205263790U (en) | Display control board | |
| CN103377161A (en) | Main board and data processing method applied to same | |
| CN107544931A (en) | Computer system with PCI E boosters, and its establishing method of PCI E boosters | |
| CN113900985B (en) | IO and SPI multiplexing chip, multiplexing auxiliary chip and data interaction method | |
| CN110765065A (en) | System on chip | |
| DE60309394T2 (en) | Data transmission control system, program and method for manufacturing an electronic device | |
| CN214311726U (en) | A adapter plate for prototype is verified | |
| CN112199312B (en) | Interface conversion device of communication equipment and communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |