CN107393823A - Preparation method applied to L-type side wall in high-frequency triode - Google Patents
Preparation method applied to L-type side wall in high-frequency triode Download PDFInfo
- Publication number
- CN107393823A CN107393823A CN201610327208.3A CN201610327208A CN107393823A CN 107393823 A CN107393823 A CN 107393823A CN 201610327208 A CN201610327208 A CN 201610327208A CN 107393823 A CN107393823 A CN 107393823A
- Authority
- CN
- China
- Prior art keywords
- layers
- layer
- ploy
- sin
- preparation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 18
- 238000001039 wet etching Methods 0.000 claims abstract description 30
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims abstract description 26
- 238000000407 epitaxy Methods 0.000 claims abstract description 18
- 238000005530 etching Methods 0.000 claims abstract description 13
- 238000002347 injection Methods 0.000 claims abstract description 5
- 239000007924 injection Substances 0.000 claims abstract description 5
- 238000009792 diffusion process Methods 0.000 claims abstract description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 8
- 230000001590 oxidative effect Effects 0.000 claims description 6
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 15
- 230000002411 adverse Effects 0.000 abstract description 3
- 230000006378 damage Effects 0.000 description 4
- 230000007797 corrosion Effects 0.000 description 3
- 238000005260 corrosion Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Weting (AREA)
- Cold Cathode And The Manufacture (AREA)
Abstract
The present invention provides a kind of preparation method for being applied to L-type side wall in high-frequency triode, including：Ploy layers are formed in N-type epitaxy layer, P+ is carried out on Ploy layers and injects to form P+Ploy layers and be formed on the first LP TEOS layers；The first LP TEOS layers and P+Ploy layers are performed etching successively；Oxide layer is formed in N-type epitaxy layer and in P+Ploy layers side, while carries out P+ in N-type epitaxy layer and diffuses to form P+ diffusion layers；Base injection is carried out in N-type epitaxy layer and under the oxide layer to form base layer；LP SIN layers are formed in oxide layer and the first LP TEOS layers；The 2nd LP TEOS layers are formed on LP SIN layers；2nd LP TEOS layers anisotropy is returned and carved, forms SIO2Side wall；To the incomplete wet etching of LP SIN layer central regions；To SIO2The complete wet etching of side wall；The complete wet etching of LP SIN layers remaining to central region；To the complete wet etching of oxide layer corresponding to central region.The L-type side wall that the method for the invention makes can't be higher by LPTEOS layers, chip surface will not be planarized and adversely affected.
Description
Technical field
The present invention relates to semiconductor integrated circuit manufacturing field, more particularly to one kind to be applied to high frequency
The preparation method of L-type side wall in triode.
Background technology
The feature that high-frequency triode is different from common triode be mainly its transistor feature size it is small,
Breakdown potential is forced down, characteristic frequency is high, and manufacture craft difficulty is big.It is typically employed in VHF,
On the high-frequency wideband low-noise amplifier such as UHF, CATV, wireless remote control, radio-frequency module, these
Use occasion is used in greatly under low-voltage, small-signal, low current, low noise conditions.
To reach highest characteristic frequency, it is necessary to reduce the parasitic capacitance of device as far as possible, to the greatest extent may be used
Its launch site and base junction depth can be done shallow.Traditional high-frequency triode generally use polycrystalline transmitting
Pole technique, reduce emitter stage junction depth, lift frequency.To make best performance, the high frequency of forefront
Triode also uses polycrystalline PROCESS FOR TREATMENT to base stage, is made on a silicon substrate using this technique
High-frequency triode, characteristic frequency can reach 25G.And more crucially L in polycrystalline technique
The manufacturing technology of type side wall, when L-type side wall makes at present, the easy damaged especially when etching
To underlying silicon substrate, cause electric leakage, Beta abnormal, and a series of integrity problem.
The content of the invention
The present invention provides a kind of preparation method for being applied to L-type side wall in high-frequency triode, is used for
Rapid wear hurts base layer when etching when solving L-type side wall making in the prior art, causes
Electric leakage, Beta are abnormal, and the problem of a series of integrity problem.
The present invention provides a kind of preparation method for being applied to L-type side wall in high-frequency triode, including：
Ploy layers are formed in N-type epitaxy layer, P+ is carried out on the Ploy layers and injects to be formed
P+Ploy layers, the first LP TEOS layers are formed on the P+Ploy layers；
The first LP TEOS layers and P+Ploy layers are performed etching successively；
In the N-type epitaxy layer and in P+Ploy layers side formation oxide layer, while
The N-type epitaxy layer carries out P+ and diffuses to form P+ diffusion layers；
Base injection is carried out in the N-type epitaxy layer and under the oxide layer to form base
Layer；
LP SIN layers are formed in the oxide layer and the first LP TEOS layers；
The 2nd LP TEOS layers are formed on the LP SIN layers；
The 2nd LP TEOS layers anisotropy is returned and carved, forms SIO2 side walls；
To the incomplete wet etching of the LP SIN layer central regions；
To the complete wet etching of SIO2 side walls；
The complete wet etching of LP SIN layers remaining to central region；
To the complete wet etching of oxide layer corresponding to the central region.
Preferably, oxide layer is formed in the N-type epitaxy layer and in the P+Ploy layers side
Oxidizing condition be：Between 1000 DEG C -1100 DEG C, oxidated layer thickness exists oxidizing temperature
Between 30A-300A.
Preferably, the thickness of the LP SIN layers is between 400A-1500A.
Preferably, the thickness of the 2nd LP TEOS layers is between 2000A-6000A.
Preferably, when returning quarter to the 2nd LP TEOS layers anisotropy, while described in etching
The 15%-20% of LP SIN layer gross thickness.
Preferably, to the incomplete wet etching of the LP SIN layer central regions, it is specially：
Temperature etches the 50%-60% of the LP SIN layer gross thickness at 160 DEG C -180 DEG C.
Preferably, wet etching is carried out using concentrated phosphoric acid.
Preferably, complete wet etching is carried out using BOE or HF to the SIO2 side walls.
Preferably, complete wet etching is carried out using HF to oxide layer corresponding to the central region.
Preferably, the control of the ratio of HF and water is 1：10-1:Between 100.
As shown from the above technical solution, the L-type side wall that the method for the invention makes can't be high
Go out LPTEOS layers, chip surface will not be planarized and adversely affected.And technical process
In mostly using wet corrosion technique carry out selective corrosion, without the plasma of dry etching
Gas directly contacts base layer, therefore ion dam age or over etching will not be caused to base,
So as to solve electrical leakage problems and integrity problem caused by over etching and dry ionic damage.
Brief description of the drawings
Fig. 1 is the making provided in an embodiment of the present invention for being applied to L-type side wall in high-frequency triode
The schematic flow sheet of method；
Fig. 2 is step S11 and step S12 sectional view；
Fig. 3 is step S13 sectional view；
Fig. 4 is step S14 sectional view；
Fig. 5 is step S15 and step S16 sectional view；
Fig. 6 is step S17 sectional view；
Fig. 7 is step S18 sectional view；
Fig. 8 is step S19 sectional view；
Fig. 9 is step S110 sectional view；
Figure 10 is step S111 sectional view.
Embodiment
With reference to the accompanying drawings and examples, it is further detailed to the embodiment work of the present invention
Description.Following examples are used to illustrate the present invention, but are not limited to the scope of the present invention.
It is a kind of applied to L-type side wall in high-frequency triode that Fig. 1 shows that the embodiment of the present invention provides
Preparation method, firstly, it is necessary to explanation, because methods described of the embodiment of the present invention is L
The preparation method of type side wall, it is the intermediate link that whole triode makes, therefore of the invention real
Apply the previous work before a methods described performs：Such as buried layer, substrate, place isolation step
Suddenly first carry out, then just enter the execution of the method for the invention：
The method of the invention includes：
S11, Ploy layers are formed in N-type epitaxy layer, P+ injections are carried out on the Ploy layers
P+Ploy layers are formed, the first LP TEOS layers are formed on the P+Ploy layers；
S12, the first LP TEOS layers and P+Ploy layers are performed etching successively.
Above-mentioned steps S11 and S12 is as shown in Fig. 2 sectional views.
S13, oxide layer is formed in the N-type epitaxy layer and in the P+Ploy layers side,
P+ is carried out in the N-type epitaxy layer diffuse to form P+ diffusion layers simultaneously.It should be noted that
It is in the N-type epitaxy layer and in the oxidizing condition of P+Ploy layers side formation oxide layer：
Oxidizing temperature is between 1000 DEG C -1100 DEG C, and oxidated layer thickness is between 30A-300A.Step
S13 is as shown in Fig. 3 sectional views.
S14, base injection is carried out to be formed in the N-type epitaxy layer and under the oxide layer
Base layer.This step is as shown in Fig. 4 sectional views.
S15, LP SIN layers are formed in the oxide layer and the first LP TEOS layers.Institute
The thickness of LP SIN layers is stated between 400A-1500A.
S16, the 2nd LP TEOS layers are formed on the LP SIN layers.The 2nd LP TEOS
The thickness of layer is between 2000A-6000A.
Above-mentioned steps S15 and S16 is as shown in Fig. 5 sectional views.
S17, the 2nd LP TEOS layers anisotropy is returned and carved, form SIO2 side walls.Its
In, it is necessary to explanation, to the 2nd LP TEOS layers anisotropy return carve when, in the same time
Lose the 15%-20% of the LP SIN layer gross thickness.This step is as shown in Fig. 6 sectional views.
S18, to the incomplete wet etching of the LP SIN layer central regions.To the LP SIN
The layer incomplete wet etching of central region, it is specially：In temperature at 160 DEG C -180 DEG C, etching
The 50%-60% of the LP SIN layer gross thickness, concentrated phosphoric acid can be used to carry out wet etching.This step
Suddenly as shown in Fig. 7 sectional views.
S19, to the complete wet etching of SIO2 side walls.BOE is used to the SIO2 side walls
Or HF carries out complete wet etching.This step is as shown in Fig. 8 sectional views.
S110, the complete wet etching of LP SIN layers remaining to central region.Concentrated phosphoric acid can be used
Carry out wet etching.This step is as shown in Fig. 9 sectional views.
S111, to the complete wet etching of oxide layer corresponding to the central region.To the middle region
Oxide layer corresponding to domain carries out complete wet etching using HF, and the ratio control of HF and water is 1：
10-1:Between 100.This step is as shown in Figure 10 sectional views.
The L-type side wall that the method for the invention makes can't be higher by LPTEOS layers, will not be right
Chip surface planarization adversely affects.And use wet etching work mostly in technical process
Skill carries out selective corrosion, and the plasma gas of no dry etching directly contacts base layer,
Therefore ion dam age or over etching will not be caused to base, so as to thoroughly solve because of over etching
And electrical leakage problems and integrity problem caused by dry ionic damage.
In addition, it will be appreciated by those of skill in the art that although some embodiments described herein
Including some features rather than further feature included in other embodiments, but difference is implemented
The combination of the feature of example means to be within the scope of the present invention and forms different embodiments.
For example, in the following claims, the one of any of embodiment claimed all may be used
Used in a manner of in any combination.
It should be noted that the present invention will be described rather than the present invention is carried out for above-described embodiment
Limitation, and those skilled in the art without departing from the scope of the appended claims may be used
Design alternative embodiment.In the claims, should not be by any reference between bracket
Symbol construction is into limitations on claims.Word "comprising" do not exclude the presence of be not listed in right will
Element or step in asking.Word "a" or "an" before element does not exclude the presence of multiple
Such element.The present invention can by means of include some different elements hardware and by
Realized in properly programmed computer.In if the unit claim of equipment for drying is listed,
Several in these devices can be embodied by same hardware branch.Word first,
Second and third use do not indicate that any order.These words can be construed to title.
One of ordinary skill in the art will appreciate that：Various embodiments above is only illustrating the present invention
Technical scheme, rather than its limitations；Although the present invention is carried out with reference to foregoing embodiments
Detailed description, it will be understood by those within the art that：It still can be to foregoing each
Technical scheme described in embodiment is modified, either special to which part or whole technologies
Sign carries out equivalent substitution；And these are changed or are replaced, the essence of appropriate technical solution is not made
Depart from the scope of the claims in the present invention.
Claims (10)
- A kind of 1. preparation method for being applied to L-type side wall in high-frequency triode, it is characterised in that Including：Ploy layers are formed in N-type epitaxy layer, P+ is carried out on the Ploy layers and injects to be formed P+Ploy layers, the first LP TEOS layers are formed on the P+Ploy layers；The first LP TEOS layers and P+Ploy layers are performed etching successively；In the N-type epitaxy layer and in P+Ploy layers side formation oxide layer, while The N-type epitaxy layer carries out P+ and diffuses to form P+ diffusion layers；Base injection is carried out in the N-type epitaxy layer and under the oxide layer to form base Layer；LP SIN layers are formed in the oxide layer and the first LP TEOS layers；The 2nd LP TEOS layers are formed on the LP SIN layers；The 2nd LP TEOS layers anisotropy is returned and carved, forms SIO2Side wall；To the incomplete wet etching of the LP SIN layer central regions；To the SIO2The complete wet etching of side wall；The complete wet etching of LP SIN layers remaining to central region；To the complete wet etching of oxide layer corresponding to the central region.
- 2. preparation method according to claim 1, it is characterised in that outside the N-type Prolong on layer and be in the oxidizing condition of P+Ploy layers side formation oxide layer：Oxidizing temperature exists Between 1000 DEG C -1100 DEG C, oxidated layer thickness is between 30A-300A.
- 3. preparation method according to claim 1, it is characterised in that the LP SIN The thickness of layer is between 400A-1500A.
- 4. preparation method according to claim 1, it is characterised in that the 2nd LP The thickness of TEOS layers is between 2000A-6000A.
- 5. preparation method according to claim 1, it is characterised in that to the 2nd LP When TEOS layers anisotropy returns quarter, while etch the 15%-20% of the LP SIN layer gross thickness.
- 6. preparation method according to claim 1, it is characterised in that to the LP SIN The layer incomplete wet etching of central region, it is specially：In temperature at 160 DEG C -180 DEG C, etching The 50%-60% of the LP SIN layer gross thickness.
- 7. preparation method according to claim 6, it is characterised in that entered using concentrated phosphoric acid Row wet etching.
- 8. preparation method according to claim 1, it is characterised in that to the SIO2 Side wall carries out complete wet etching using BOE or HF.
- 9. preparation method according to claim 1, it is characterised in that to the middle region Oxide layer corresponding to domain carries out complete wet etching using HF.
- 10. preparation method according to claim 9, it is characterised in that the ratio of HF and water Example control is 1：10-1:Between 100.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610327208.3A CN107393823B (en) | 2016-05-17 | 2016-05-17 | Manufacturing method of L-shaped side wall applied to high-frequency triode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610327208.3A CN107393823B (en) | 2016-05-17 | 2016-05-17 | Manufacturing method of L-shaped side wall applied to high-frequency triode |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107393823A true CN107393823A (en) | 2017-11-24 |
| CN107393823B CN107393823B (en) | 2020-06-30 |
Family
ID=60338133
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610327208.3A Active CN107393823B (en) | 2016-05-17 | 2016-05-17 | Manufacturing method of L-shaped side wall applied to high-frequency triode |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107393823B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109817522A (en) * | 2019-01-31 | 2019-05-28 | 上海华虹宏力半导体制造有限公司 | The manufacturing method of germanium-silicon heterojunction bipolar triode device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03268433A (en) * | 1990-03-19 | 1991-11-29 | Fujitsu Ltd | Semiconductor device |
| US6087708A (en) * | 1986-07-30 | 2000-07-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device and a method of producing the same |
| JP2005109361A (en) * | 2003-10-01 | 2005-04-21 | Sanyo Electric Co Ltd | Semiconductor device, and manufacturing method thereof |
-
2016
- 2016-05-17 CN CN201610327208.3A patent/CN107393823B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6087708A (en) * | 1986-07-30 | 2000-07-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device and a method of producing the same |
| JPH03268433A (en) * | 1990-03-19 | 1991-11-29 | Fujitsu Ltd | Semiconductor device |
| JP2005109361A (en) * | 2003-10-01 | 2005-04-21 | Sanyo Electric Co Ltd | Semiconductor device, and manufacturing method thereof |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109817522A (en) * | 2019-01-31 | 2019-05-28 | 上海华虹宏力半导体制造有限公司 | The manufacturing method of germanium-silicon heterojunction bipolar triode device |
| CN109817522B (en) * | 2019-01-31 | 2022-06-21 | 上海华虹宏力半导体制造有限公司 | Method for manufacturing germanium-silicon heterojunction bipolar triode device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107393823B (en) | 2020-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH104198A (en) | On-silicon semiconductor transistor with hollow injections | |
| CN101154613A (en) | Method for reducing layout-dependent variations in semiconductor devices | |
| US9466729B1 (en) | Etch stop region based fabrication of bonded semiconductor structures | |
| CN107180757A (en) | The preparation method of side wall between high-frequency triode base stage and emitter stage | |
| KR20160012459A (en) | Semiconductor device and method of manufacturing the same | |
| KR20170050652A (en) | Bipolar junction transistor and method of manufacturing the same | |
| CN108231670A (en) | Semiconductor element and preparation method thereof | |
| US7456070B2 (en) | Method of fabricating a bipolar transistor with high breakdown voltage collector | |
| CN114023702A (en) | Manufacturing method of intelligent power MOS (Metal oxide semiconductor) transistor for solving resistance nonlinearity | |
| WO2012011225A1 (en) | Semiconductor device and method for manufacturing same | |
| TW201240085A (en) | Ultra-high voltage n-type-metal-oxide-semiconductor (UHV NMOS) device and methods of manufacturing the same | |
| US6903424B2 (en) | Semiconductor device and its manufacturing method | |
| CN107393823A (en) | Preparation method applied to L-type side wall in high-frequency triode | |
| US20180269115A1 (en) | Method of simultaneously manufacturing different transistors | |
| JP2988461B2 (en) | Method of manufacturing a capacitor by BICMOS integrated circuit manufacturing technology | |
| CN108054096B (en) | Method for manufacturing bipolar transistor | |
| CN108133892B (en) | Method for manufacturing bipolar transistor | |
| CN105336703B (en) | A kind of production method of semiconductor devices | |
| CN106981421B (en) | Method for manufacturing triode base region | |
| US7772646B2 (en) | Method of manufacturing a semiconductor device and such a semiconductor device | |
| US5827784A (en) | Method for improving contact openings during the manufacture of an integrated circuit | |
| US3910804A (en) | Manufacturing method for self-aligned mos transistor | |
| CN110021561A (en) | Semiconductor device and forming method thereof | |
| US6239000B1 (en) | Method of forming isolation structure for isolating high voltage devices | |
| CN108172615A (en) | High-frequency triode and preparation method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220718 Address after: 518116 founder Microelectronics Industrial Park, No. 5, Baolong seventh Road, Baolong Industrial City, Longgang District, Shenzhen, Guangdong Province Patentee after: SHENZHEN FOUNDER MICROELECTRONICS Co.,Ltd. Address before: 100871, fangzheng building, 298 Fu Cheng Road, Beijing, Haidian District Patentee before: PEKING UNIVERSITY FOUNDER GROUP Co.,Ltd. Patentee before: SHENZHEN FOUNDER MICROELECTRONICS Co.,Ltd. |
|
| TR01 | Transfer of patent right |