CN107370356B - Start current limiting circuit of DC power supply switching power supply converter - Google Patents
Start current limiting circuit of DC power supply switching power supply converter Download PDFInfo
- Publication number
- CN107370356B CN107370356B CN201710805043.0A CN201710805043A CN107370356B CN 107370356 B CN107370356 B CN 107370356B CN 201710805043 A CN201710805043 A CN 201710805043A CN 107370356 B CN107370356 B CN 107370356B
- Authority
- CN
- China
- Prior art keywords
- resistor
- operational amplifier
- current
- field effect
- current limiting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
The invention relates to a starting current limiting circuit of a direct current power supply switching power supply converter, wherein a current limiting unit is connected in series between an anode of an input direct current power supply and an anode of a bus capacitor C0, the current limiting unit is composed of a first field effect tube V1, a first resistor R1, a second resistor R2 and a first capacitor C1, the second resistor R2 is connected to a base electrode of the first field effect tube V1, the first resistor R1 and the first capacitor C1 are connected in parallel, and the current limiting unit is connected between the base electrode and a source electrode of the first field effect tube V1. An input current feedback signal is obtained through the input current sampling circuit and is sent to the current limiting control circuit, and the current limiting control circuit adjusts the driving level of the first field effect transistor V1 according to the feedback signal, and then adjusts the on-resistance of the first field effect transistor V1 to inhibit impact current. The invention can automatically adjust the on-resistance of the field effect transistor to limit the impact current, omits a soft start resistor and a contactor in a conventional mode, and has the advantages of simple structure, small volume, simple control strategy and high reliability.
Description
Technical Field
The present invention relates to power electronics, and more particularly to a startup current limiting circuit for a dc power switching power converter.
Background
In order to ensure the stability of the direct current power supply of the input end of the switching power supply, a large-capacity electrolytic capacitor is generally connected in parallel with the input end of the switching power supply to filter low-frequency noise. When the switching power supply is started, the electrolytic capacitor is charged from zero to generate larger impact current, the contactor is adopted to cooperate with the power resistor for soft start under the conventional current limiting scheme, the power resistor limits the impact current, the power resistor is bypassed through the contactor after the starting is completed, additional control logic is required to be added in the conventional scheme, and the power resistor and the contactor are large in size, so that the power density of the converter is not beneficial to improvement.
Disclosure of Invention
The invention provides a starting current limiting circuit of a direct current power supply switching power supply converter, which aims at solving the problems of the conventional soft start scheme and provides an improved soft start scheme for inhibiting the starting impact current of a switching power supply.
The technical scheme of the invention is as follows: a starting current limiting circuit of a DC power supply switching power supply converter comprises a current limiting circuit, an input current sampling circuit and a current limiting control circuit; bus capacitor C 0 The current limiting circuit is connected in series with the anode of the input DC power supply and the bus capacitor C 0 Between the anodes, an input current sampling circuit collects input current of an inverter, namely output current of a current limiting circuit, and the input current of the inverter is used as a feedback signal to be sent to the current limiting control circuit;
the current limiting circuit is composed of a first field effect tube V1, a first resistor R1, a second resistor R2 and a first capacitor C1, wherein the second resistor R2 is connected with the base electrode of the first field effect tube V1, the first resistor R1 and the first capacitor C1 are connected in parallel, and the second resistor R2 is connected between the base electrode and the source electrode of the first field effect tube V1;
the current limiting control circuit adjusts the driving level signal of the first field effect transistor V1 in the current limiting circuit according to the feedback signal.
The current-limiting control circuit comprises a PI regulating circuit, a protection logic circuit and an isolation amplifying circuit; the input current sampling circuit collects input current and current limiting reference value signals of the inverterI ref The output signal of the isolation amplifying circuit is sent to the control end of a first field effect transistor V1 in the current limiting circuit.
The PI regulating circuit comprises a first operational amplifier N1, a second operational amplifier N2, a third resistor R3, a fourth resistor R4, a fifth resistor R5, a sixth resistor R6, a tenth resistor R10, a second capacitor C2, a first voltage stabilizing tube D1 and a second voltage stabilizing tube D2;
one end of the third resistor R3 is connected with the input current serving as a feedback signal, and the other end of the third resistor R3 is connected with the inverting input end of the first operational amplifier N1; a fourth resistor R4 is connected with the current-limiting reference value signalI ref The other end is connected with the reverse input end of the first operational amplifier N1; the non-inverting input end of the first operational amplifier N1 is connected with a control reference ground; the fifth resistor R5 and the second capacitor C2 are connected in series and then connected between the inverting input end and the output end of the operational amplifier N1 in a bridging manner; the anode of the first voltage stabilizing tube D1 is connected with the output end of the operational amplifier N1, the cathode of the first voltage stabilizing tube D1 is connected with the cathode of the second voltage stabilizing tube D2, and the anode of the second voltage stabilizing tube D2 is connected with the inverting input end of the operational amplifier N1; the output end of the first operational amplifier N1 is connected with the non-inverting input end of the second operational amplifier N2 through a sixth resistor R6; the inverting input terminal of the second operational amplifier N2 is connected to the output terminal, and the output terminal of the second operational amplifier N2 is connected to the input terminal of the isolation operational amplifier N3 in the isolation amplifying circuit 113 through the tenth resistor R10.
The protection logic circuit comprises a second field effect transistor V2, a seventh resistor R7, an eighth resistor R8, a ninth resistor R9 and a third diode D3;
the start-up/shut-down/protection signal is connected to the base electrode of the second field effect transistor V2 through a seventh resistor R7; the eighth resistor R8 is connected between the base electrode and the source electrode of the second field effect transistor V2; the source electrode of the second field effect transistor V2 is connected with a negative power supply V EE The method comprises the steps of carrying out a first treatment on the surface of the One end of the ninth resistor R9 is connected with the drain electrode of the second field effect transistor V2, and the other end of the ninth resistor R9 is connected with the cathode of the third diode D3; the anode of the third diode D3 is connected to the input terminal of the isolation operational amplifier N3 in the isolation amplifying circuit.
The isolation amplifying circuit comprises an isolation operational amplifier N3, a fourth operational amplifier N4, a fifth operational amplifier N5, an eleventh resistor R11 and a twelfth resistor R12;
the primary side of the isolation operational amplifier N3 is grounded in reference to control ground, and the secondary side is grounded in reference to the source electrode of the IGBT V1; one end of the eleventh resistor R11 is connected with the output end of the isolation operational amplifier N3, the other end of the eleventh resistor R11 is connected with the non-inverting input end of the fourth operational amplifier N4, one end of the twelfth resistor R12 is connected with the output end of the isolation operational amplifier N3, and the other end of the twelfth resistor R12 is connected with the non-inverting input end of the fifth operational amplifier N5; the inverting input ends of the fourth operational amplifier N4 and the fifth operational amplifier N5 are connected with the output ends of the fourth operational amplifier N4 and the fifth operational amplifier N5 respectively, and the output ends of the fourth operational amplifier N4 and the fifth operational amplifier are connected with the gate electrode of the insulated gate bipolar transistor V1 in the current limiting circuit.
The invention has the beneficial effects that: the starting current limiting circuit of the direct current power supply switching power supply converter can automatically adjust the on-resistance of the field effect transistor to limit the impact current, omits a soft start resistor and a contactor in a conventional mode, and has the advantages of simple structure, small size and high reliability compared with the conventional soft start scheme.
Drawings
FIG. 1 is a block diagram of a start-up current limiting circuit of a DC-powered switching power converter of the present invention;
FIG. 2 is a schematic diagram of a current limit control circuit according to the present invention;
FIG. 3 is a waveform diagram of a current limiting experiment according to the present invention.
Detailed Description
As shown in fig. 1, the soft start circuit includes a current limiting circuit 101, an input current sampling circuit and a current limiting control circuit 102. Bus capacitor C 0 The current limiting circuit 101 is connected in series with the anode of the input DC power supply and the bus capacitor C 0 Between the anodes, an input current sampling circuit collects the input current of the inverter, namely the output current of the current limiting circuit 101, and sends the input current of the inverter to the current limiting control circuit 102 as a feedback signal; the current limiting unit 101 is composed of a first field effect transistor V1, a first resistor R1, a second resistor R2 and a first capacitor C1, wherein the second resistor R2 is connected to the base electrode of the first field effect transistor V1, the first resistor R1 and the first capacitor C1 are connected in parallel, and are connected between the base electrode and the source electrode of the first field effect transistor V1. The current-limiting control circuit 102 adjusts the driving level signal of the first fet V1 in the current-limiting circuit 101 according to the feedback signal, the current-limiting control circuit 102 outputs a signal to the control terminal of the first fet V1 through the second resistor R2, the second resistor R2 is a driving resistor, in order to prevent the driving from risingFast, usually about 3 ohms is taken.
As shown in fig. 2, the current limiting control circuit includes a PI regulator 111, a protection logic 112, and an isolation amplifier 113.
The PI adjusting circuit 111 includes a first operational amplifier N1, a second operational amplifier N2, a third resistor R3, a fourth resistor R4, a fifth resistor R5, a sixth resistor R6, a tenth resistor R10, a second capacitor C2, a first regulator D1, and a second regulator D2. One end of the third resistor R3 is connected with the input current serving as a feedback signal, and the other end of the third resistor R3 is connected with the inverting input end of the first operational amplifier N1; a fourth resistor R4 is connected with the current-limiting reference value signalI ref The other end is connected with the reverse input end of the first operational amplifier N1; the non-inverting input end of the first operational amplifier N1 is connected with a control reference ground; the fifth resistor R5 and the second capacitor C2 are connected in series and then connected between the inverting input end and the output end of the operational amplifier N1 in a bridging manner; the anode of the first voltage stabilizing tube D1 is connected with the output end of the operational amplifier N1, the cathode of the first voltage stabilizing tube D1 is connected with the cathode of the second voltage stabilizing tube D2, and the anode of the second voltage stabilizing tube D2 is connected with the inverting input end of the operational amplifier N1; the output end of the first operational amplifier N1 is connected with the non-inverting input end of the second operational amplifier N2 through a sixth resistor R6; the inverting input terminal of the second operational amplifier N2 is connected to the output terminal, and the output terminal of the second operational amplifier N2 is connected to the input terminal of the isolation operational amplifier N3 in the isolation amplifying circuit 113 through the tenth resistor R10.
The protection logic 112 includes a second fet V2, a seventh resistor R7, an eighth resistor R8, a ninth resistor R9, and a third diode D3.
The start-up/shut-down/protection signal is connected to the base electrode of the second field effect transistor V2 through a seventh resistor R7; the eighth resistor R8 is connected between the base electrode and the source electrode of the second field effect transistor V2; the source electrode of the second field effect transistor V2 is connected with a negative power supply V EE The method comprises the steps of carrying out a first treatment on the surface of the One end of the ninth resistor R9 is connected with the drain electrode of the second field effect transistor V2, and the other end of the ninth resistor R9 is connected with the cathode of the third diode D3; the anode of the third diode D3 is connected to the input terminal of the isolation operational amplifier N3 in the isolation amplifying circuit 113.
The isolation amplifying circuit 113 includes an isolation operational amplifier N3 (third operational amplifier), a fourth operational amplifier N4, a fifth operational amplifier N5, an eleventh resistor R11, and a twelfth resistor R12. The primary side of the isolation operational amplifier N3 is grounded in reference to control ground, and the secondary side is grounded in reference to the source electrode of the IGBT V1; one end of the eleventh resistor R11 is connected with the output end of the isolation operational amplifier N3, the other end of the eleventh resistor R11 is connected with the non-inverting input end of the fourth operational amplifier N4, one end of the twelfth resistor R12 is connected with the output end of the isolation operational amplifier N3, and the other end of the twelfth resistor R12 is connected with the non-inverting input end of the fifth operational amplifier N5; the inverting input terminals of the fourth operational amplifier N4 and the fifth operational amplifier N5 are connected to their respective output terminals, and the output terminals of the fourth operational amplifier N4 and the fifth operational amplifier N5 are connected to the gate of the igbt V1 in the current limiting circuit 101.
The invention adopts the variable resistance region characteristic of the field effect transistor V1 to restrain the impact current. The characteristic of the variable resistance region of the field effect transistor is described as that when the given driving voltage reaches the threshold voltage of the field effect transistor and does not reach the voltage value required by saturated conduction, the on-resistance of the field effect transistor is approximately linearly changed along with the driving voltage value, so that the driving voltage amplitude of the field effect transistor V1 is controlled in a closed loop mode according to the current flowing through the field effect transistor, the on-resistance of the field effect transistor V1 is adjusted, the impact current flowing through the field effect transistor V1 is further inhibited, and after the bus capacitor C0 is charged, the driving voltage amplitude of the field effect transistor V1 is automatically adjusted to the maximum value, and the field effect transistor V1 is saturated and conducted.
In order to provide the saturated on voltage of the fet V1, all operational amplifiers in the current limiting control current 102 are powered by plus or minus 15V.
In the PI adjusting circuit 111, the first operational amplifier N1, the fifth resistor R5 and the second capacitor C2 form a PI regulator, the N1 automatically adjusts the output voltage according to the feedback current value, the first voltage regulator D1 and the second voltage regulator D2 limit the driving voltage, the voltage stabilizing value of the first voltage regulator D1 is 15V, the voltage stabilizing value of the second voltage regulator D2 is 5V, and the second operational amplifier N2 functions as a voltage follower.
In the isolation amplifying circuit 113, the third operational amplifier N3 plays a role of isolation, and the fourth operational amplifier N4 and the fifth operational amplifier N5 play a role of voltage follower, and at the same time, the load capacity is improved, and the driving capacity is enhanced.
In the protection logic 112, the power-on command is valid at low level, and the negative voltage clamping of the input voltage of the third operational amplifier N3 during power-off or protection is realized by controlling the on-off of the second fet V2 and the third diode D3. The source electrode of the second field effect transistor V2 is connected with V EE is-15V, so that the third diode D3 is necessarily turned on once V2 is turned on, clamping the third operational amplifier N3 input to a negative voltage value, regardless of the value of the output voltage of the second operational amplifier N2.
The following describes a specific implementation procedure of the present invention with reference to the drawings.
Before starting up, the sampling value of the input current is zero, the first operational amplifier N1 is output to-5V in a negative saturation mode, and the second operational amplifier N2 is also output to-5V. At this time, the 7 th resistor R7 is connected to a high level, the second field effect transistor V2 is turned on, the input end of the isolation operational amplifier N3 is clamped to a negative voltage value, and the fourth operational amplifier N4 and the fifth operational amplifier N5 follow the output negative voltage value to turn off the first field effect transistor V1.
Upon receipt of the power-on command, the second fet V2 is turned off, the third diode D3 is turned off, and the protection logic 112 is disabled.
After receiving the start-up instruction, the PI regulator starts to work, the first operational amplifier N1 rapidly exits saturation, the output voltage is rapidly regulated according to the difference value between the current sampling feedback value and the current limiting given value Iref, when the current sampling feedback value is equal to the current limiting given value, the first operational amplifier N1 is maintained at a fixed value, namely the driving voltage of the first field effect transistor V1 is maintained at a fixed value, and the bus capacitor C0 is charged with constant current by the current limiting value.
When the bus capacitor C0 is fully charged in normal operation, the current sampling feedback value is smaller than the current limiting given value Iref, the first operational amplifier N1 enters a positive saturation state, outputs +15V voltage, and saturates and conducts the first field effect transistor V1.
When protection occurs or a shutdown instruction is received, the second field effect transistor V2 and the third diode D3 are conducted, the driving voltage of the first field effect transistor V1 is clamped to a negative voltage, and the first field effect transistor V1 is turned off.
As shown in the current limiting experimental waveform diagram in fig. 3, the impact current can be effectively suppressed by the current limiting waveform in the starting process.
Claims (4)
1. The starting current limiting circuit of the direct current power supply switching power supply converter is characterized by comprising a current limiting circuit, an input current sampling circuit and a current limiting control circuit; bus capacitor C 0 The current limiting circuit is connected in series with the anode of the input DC power supply and the bus capacitor C 0 Between the anodes, an input current sampling circuit collects input current of an inverter, namely output current of a current limiting circuit, and the input current of the inverter is used as a feedback signal to be sent to the current limiting control circuit;
the current limiting circuit is composed of a first field effect tube V1, a first resistor R1, a second resistor R2 and a first capacitor C1, wherein the second resistor R2 is connected with the grid electrode of the first field effect tube V1, the first resistor R1 and the first capacitor C1 are connected in parallel, and the second resistor R2 is connected between the grid electrode and the source electrode of the first field effect tube V1;
the current limiting control circuit adjusts a driving level signal of a first field effect transistor V1 in the current limiting circuit according to the feedback signal;
the current-limiting control circuit comprises a PI regulating circuit, a protection logic circuit and an isolation amplifying circuit; the input current sampling circuit collects the input current of the inverter and the current-limiting reference value signal I ref The output signal of the isolation amplifying circuit is sent to the control end of a first field effect transistor V1 in the current limiting circuit.
2. The startup current limiting circuit of a dc power supply switching power converter according to claim 1, wherein the PI regulating circuit comprises a first operational amplifier N1, a second operational amplifier N2, a third resistor R3, a fourth resistor R4, a fifth resistor R5, a sixth resistor R6, a tenth resistor R10, a second capacitor C2, a first regulator D1 and a second regulator D2;
the third resistor R3 has one end connected to the input current of the feedback signal and the other end connected to the first operational amplifier N1Is provided; a fourth resistor R4 is connected with the current-limiting reference value signal I ref The other end is connected with the inverting input end of the first operational amplifier N1; the non-inverting input end of the first operational amplifier N1 is connected with a control reference ground; the fifth resistor R5 and the second capacitor C2 are connected in series and then connected between the inverting input end and the output end of the operational amplifier N1 in a bridging manner; the anode of the first voltage stabilizing tube D1 is connected with the output end of the operational amplifier N1, the cathode of the first voltage stabilizing tube D1 is connected with the cathode of the second voltage stabilizing tube D2, and the anode of the second voltage stabilizing tube D2 is connected with the inverting input end of the operational amplifier N1; the output end of the first operational amplifier N1 is connected with the non-inverting input end of the second operational amplifier N2 through a sixth resistor R6; the inverting input terminal of the second operational amplifier N2 is connected to the output terminal, and the output terminal of the second operational amplifier N2 is connected to the input terminal of the isolation operational amplifier N3 in the isolation amplifying circuit 113 through the tenth resistor R10.
3. The start-up current limiting circuit of a dc power switching power converter according to claim 2, wherein the protection logic circuit comprises a second field effect transistor V2, a seventh resistor R7, an eighth resistor R8, a ninth resistor R9, and a third diode D3;
the start-up/shut-down/protection signal is connected to the grid electrode of the second field effect transistor V2 through a seventh resistor R7; the eighth resistor R8 is connected between the grid electrode and the source electrode of the second field effect transistor V2; the source electrode of the second field effect transistor V2 is connected with a negative power supply V EE The method comprises the steps of carrying out a first treatment on the surface of the One end of the ninth resistor R9 is connected with the drain electrode of the second field effect transistor V2, and the other end of the ninth resistor R9 is connected with the cathode of the third diode D3; the anode of the third diode D3 is connected to the input terminal of the isolation operational amplifier N3 in the isolation amplifying circuit.
4. A start-up current limiting circuit for a dc powered switching power converter according to claim 3, wherein said isolation amplifying circuit comprises an isolation operational amplifier N3, a fourth operational amplifier N4, a fifth operational amplifier N5, an eleventh resistor R11 and a twelfth resistor R12;
the primary side of the isolation operational amplifier N3 is grounded and controlled to be grounded, and the secondary side is grounded and controlled to be grounded to the source electrode of the first field effect transistor V1; one end of the eleventh resistor R11 is connected with the output end of the isolation operational amplifier N3, the other end of the eleventh resistor R11 is connected with the non-inverting input end of the fourth operational amplifier N4, one end of the twelfth resistor R12 is connected with the output end of the isolation operational amplifier N3, and the other end of the twelfth resistor R12 is connected with the non-inverting input end of the fifth operational amplifier N5; the inverting input ends of the fourth operational amplifier N4 and the fifth operational amplifier N5 are connected with the output ends of the fourth operational amplifier N4 and the fifth operational amplifier N5 respectively, and the output ends of the fourth operational amplifier N4 and the fifth operational amplifier are connected with the grid electrode of the first field effect transistor V1 in the current limiting circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710805043.0A CN107370356B (en) | 2017-09-08 | 2017-09-08 | Start current limiting circuit of DC power supply switching power supply converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710805043.0A CN107370356B (en) | 2017-09-08 | 2017-09-08 | Start current limiting circuit of DC power supply switching power supply converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107370356A CN107370356A (en) | 2017-11-21 |
| CN107370356B true CN107370356B (en) | 2023-08-18 |
Family
ID=60311505
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710805043.0A Active CN107370356B (en) | 2017-09-08 | 2017-09-08 | Start current limiting circuit of DC power supply switching power supply converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107370356B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108110822B (en) * | 2017-11-27 | 2021-06-11 | 中国北方车辆研究所 | High-voltage direct-current stepped constant-current closed-loop pre-charging circuit |
| CN111313766A (en) * | 2018-12-12 | 2020-06-19 | 上海安浦鸣志自动化设备有限公司 | Driver current-limiting starting circuit and method for direct-current power supply system |
| SE543638C2 (en) * | 2019-09-05 | 2021-05-11 | Scania Cv Ab | An electronic circuit breaker for a vehicle, and a method therefor |
| CN112564472B (en) * | 2020-11-30 | 2021-11-26 | 江苏科技大学 | Direct-current high-power supply soft start circuit and method |
| CN116054552A (en) * | 2023-01-28 | 2023-05-02 | 苏州明纬科技有限公司 | Slow start control circuit for electronic circuit breaker and control method thereof |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005253206A (en) * | 2004-03-04 | 2005-09-15 | Toyota Motor Corp | Voltage converter and driving system equipped with it |
| JP2006166542A (en) * | 2004-12-06 | 2006-06-22 | Matsushita Electric Ind Co Ltd | Charger for capacitor |
| CN101150249A (en) * | 2006-09-18 | 2008-03-26 | 深圳迈瑞生物医疗电子股份有限公司 | Method for restraining late-class circuit hot swap impact current and its buffering asynchronous start circuit |
| CN102570412A (en) * | 2011-12-29 | 2012-07-11 | 航天时代电子技术股份有限公司 | DC solid-state power controller |
| JP2014021634A (en) * | 2012-07-17 | 2014-02-03 | Takuo Takai | Rush current suppression circuit |
| CN207382184U (en) * | 2017-09-08 | 2018-05-18 | 中国船舶重工集团公司第七0四研究所 | The startup current-limiting circuit of direct current supply switching power converters |
-
2017
- 2017-09-08 CN CN201710805043.0A patent/CN107370356B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005253206A (en) * | 2004-03-04 | 2005-09-15 | Toyota Motor Corp | Voltage converter and driving system equipped with it |
| JP2006166542A (en) * | 2004-12-06 | 2006-06-22 | Matsushita Electric Ind Co Ltd | Charger for capacitor |
| CN101150249A (en) * | 2006-09-18 | 2008-03-26 | 深圳迈瑞生物医疗电子股份有限公司 | Method for restraining late-class circuit hot swap impact current and its buffering asynchronous start circuit |
| CN102570412A (en) * | 2011-12-29 | 2012-07-11 | 航天时代电子技术股份有限公司 | DC solid-state power controller |
| JP2014021634A (en) * | 2012-07-17 | 2014-02-03 | Takuo Takai | Rush current suppression circuit |
| CN207382184U (en) * | 2017-09-08 | 2018-05-18 | 中国船舶重工集团公司第七0四研究所 | The startup current-limiting circuit of direct current supply switching power converters |
Non-Patent Citations (1)
| Title |
|---|
| 杨乾等.供电兼容性试验要求的机载设备电源适配性设计方法.光电技术应用.2016,第31卷(第6期),第53-58页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107370356A (en) | 2017-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107370356B (en) | Start current limiting circuit of DC power supply switching power supply converter | |
| CN107404222B (en) | Soft start circuit of direct-current power supply high-power inverter | |
| US9906140B2 (en) | Power supply circuit and power supply method for switching power supply | |
| US8085013B2 (en) | DC power converter and mode-switching method | |
| JP4303731B2 (en) | Dual mode voltage regulator | |
| US9083237B2 (en) | Circuits and methods for controlling a DC/DC converter | |
| TW200608707A (en) | Pulse-width modulation controller applied in a voltage regulator | |
| JP2017070164A (en) | Gate voltage controller | |
| WO2011031395A3 (en) | Power transistor with turn off control and method for operating | |
| CN207382184U (en) | The startup current-limiting circuit of direct current supply switching power converters | |
| KR20190024832A (en) | Switching regulator | |
| CN106026618B (en) | The control circuit of Switching Power Supply | |
| KR102204235B1 (en) | Dc/dc converter and electronic apparatus | |
| CN204257515U (en) | Control relay circuit | |
| US10581239B2 (en) | Device and method for protecting direct current source | |
| CN207382185U (en) | The soft starting circuit of DC supply high-power inverter | |
| TWI418129B (en) | Charge pump apparatus and regulation method thereof | |
| KR101147257B1 (en) | A positive direct current source stage inrush current reduction circuit | |
| WO2012158496A4 (en) | High-voltage startup circuit | |
| JP2012146122A (en) | Power supply device, charging and discharging control device, and control method therefor | |
| CN114448227B (en) | Photovoltaic inverter system and regulating circuit thereof | |
| US20220321019A1 (en) | Power conversion apparatus and power conversion system | |
| CN102487215B (en) | Utilize the parallel running supply unit of blocks current control circuit | |
| CN209982340U (en) | Secondary side inhibit circuit of DC/DC converter | |
| CN111465911B (en) | Low inrush current circuit for power-up and deep power-down exit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |