CN107332841A - Multi-protocols hybrid switching module based on PowerPC - Google Patents
Multi-protocols hybrid switching module based on PowerPC Download PDFInfo
- Publication number
- CN107332841A CN107332841A CN201710522756.6A CN201710522756A CN107332841A CN 107332841 A CN107332841 A CN 107332841A CN 201710522756 A CN201710522756 A CN 201710522756A CN 107332841 A CN107332841 A CN 107332841A
- Authority
- CN
- China
- Prior art keywords
- rapidio
- chip
- ethernet
- gigabit
- path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003287 optical effect Effects 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 4
- 230000003993 interaction Effects 0.000 claims description 2
- 238000005516 engineering process Methods 0.000 abstract description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/18—Multiprotocol handlers, e.g. single devices capable of handling multiple protocols
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Switches specially adapted for specific applications
- H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/60—Software-defined switches
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The present invention provides a kind of multi-protocols hybrid switching module based on PowerPC, belong to network switching technologies field, hybrid switching module CPU uses P2020 chips, and RapidIO Switching Modules use five IDT CPS1848 chips, and ethernet switching module uses the BCM56334 chips of Botong.Ethernet exchanging can be used for the interconnection of management network, and RapidIO, which is exchanged, can be used for data exchange, improves the utilization ratio of two kinds of networks, a variety of available interface shapes are provided for network connection.
Description
Technical Field
The invention relates to a network switching technology, in particular to a multi-protocol hybrid switching module based on PowerPC.
Background
In the field of network switching, there are various modes of RapidIO switching and ethernet switching. RapidIO switching is important in the fields of radar signal processing, digital image processing, high-speed real-time processing of mass data and the like, and the RapidIO switching can provide a reliable and unreliable data packet transmission mechanism and support channel rates of 6.25Gbps, 5Gbps, 3.125Gbps, 2.5Gbps and 1.25Gbps, so that the RapidIO switching is most suitable for switching among devices on boards, between boards and in short distance. Ethernet switching is the most widely applied network switching technology, transmission rates can be divided into 10Mbit/s, 100Mbit/s, 1000Mbit/s and 10Gbit/s Ethernet, and the Ethernet switching method is suitable for network interconnection under various topologies.
In the fields of radar signal processing and the like, RapidIO exchange is generally adopted for exchanging data between boards, and ethernet exchange is generally adopted for managing the management of the whole frame type system, so that the RapidIO exchange and the ethernet exchange function need to be realized on one exchange mainboard at the same time, the utilization rate of an exchange board card processor is improved, and rich interface forms are provided for users.
Disclosure of Invention
Based on the above problems, the invention provides a multi-protocol hybrid switching module based on PowerPC. The Ethernet exchange is used for managing the interconnection of the networks, and the RapidIO exchange is used for data exchange, so that the utilization efficiency of the two networks is improved, and a plurality of available interface forms are provided for network connection.
The technical scheme of the invention is as follows:
a PowerPC-based multi-protocol hybrid switching module,
the method mainly comprises the following steps: the system comprises a hybrid switching module CPU, a RapidIO switching module and an Ethernet switching chip;
wherein,
the CPU of the hybrid switching module adopts a P2020 chip, the RapidIO switching module adopts a CPS1848 chip of five IDTs, and the Ethernet switching module adopts a BCM 5634 chip of Botong.
The hybrid switching module internally provides 18 paths of x4 RapidIO interfaces, 24 paths of serdes gigabit network interfaces and power input interfaces; and 4 paths of gigabit Ethernet optical interfaces, 2 paths of x4 RapidIO interfaces, 1 path of management network ports and 1 path of management serial ports are provided externally.
The gigabit Ethernet can be used for interaction of management information or control information among the modules; the gigabit Ethernet interface can be used for remotely transmitting large data information among other modules; the RapidIO interface can be used for high-speed data exchange between modules.
The P2020 chip is connected with the CPS1848 chip through a RapidIO interface, each CPS1848 chip provides 48 RapidIO links, a RapidIO port which can be configured to be X1, X2 or X4, a baud rate which can be configured to be 6.25, 5, 3.125, 2.5 or 1.25bps, and five RapidIO switching chips are interconnected to provide the RapidIO interface externally.
The P2020 chip is connected with an Ethernet switch chip BCM 5636 through PCIE, the BCM 5636 chip supports 24-path gigabit and 4-path gigabit network interfaces, a connection PHY8747 leads out four-path XAUI gigabit optical ports, and a connection three PHY 5636 leads out 24-path SerDes gigabit electrical ports.
The hybrid switching module adopts a linux system, loads a RapidIO driver and an Ethernet driver, realizes unified management of multi-protocol switching, and the PowerPC provides a management network port and a management serial port of the hybrid switching module, so that a convenient management mode is provided for a user.
The invention has the beneficial effects that:
the invention adopts the same configuration CPU to carry out configuration management on two network exchange protocols, realizes a multi-protocol hybrid exchange module, can realize that a high-speed data exchange network is formed by RapidIO between system boards, can realize an Ethernet management network, and provides a plurality of protocol types for system network exchange.
Drawings
Fig. 1 is a schematic block diagram of a hybrid switching module.
Detailed Description
The invention is explained in more detail below with reference to the drawings in which:
the invention adopts PowerPC as a control chip to design a RapidIO protocol and Ethernet protocol mixed exchange module, and the specific implementation method is as follows:
1) selecting P2020 as a CPU of a hybrid switching module, selecting CPS1848 as a RapidIO switching chip, and selecting BCM 5634 as an Ethernet switching chip;
2) the P2020 chip is connected with a CPS1848 chip through a RapidIO interface, and the P2020 chip is connected with an Ethernet exchange chip BCM 5634 through PCIE;
3) the hybrid switching module adopts a simplified linux system, loads a RapidIO driver and an Ethernet driver, and realizes unified management and configuration of multi-protocol switching.
4) The hybrid switch module provides 20 x4 RapidIO interfaces, 24 serdes gigabit network interfaces and 4 gigabit Ethernet optical interfaces.
Claims (4)
1. The multi-protocol hybrid exchange module based on PowerPC is characterized in that,
the method mainly comprises the following steps: the system comprises a CPU, a RapidIO switching module and an Ethernet switching chip;
wherein,
the CPU adopts a P2020 chip, the RapidIO switching module adopts a CPS1848 chip of five IDTs, and the Ethernet switching module adopts a BCM 5634 chip of Botong;
the P2020 chip is connected with the CPS1848 chip through a RapidIO interface, each CPS1848 chip provides 48 RapidIO links, the RapidIO links are configured into RapidIO ports of X1, X2 or X4, the baud rate is configured into 6.25, 5, 3.125, 2.5 or 1.25bps, and five RapidIO exchange chips are interconnected to provide a RapidIO interface;
the P2020 chip is connected with an Ethernet switch chip BCM 5636 through PCIE, the BCM 5636 chip supports 24-path gigabit and 4-path gigabit network interfaces, a connection PHY8747 leads out four-path XAUI gigabit optical ports, and a connection three PHY 5636 leads out 24-path SerDes gigabit electrical ports.
2. The switch module of claim 1,
providing 18 paths of x4 RapidIO interfaces, 24 paths of serdes gigabit network interfaces and power input interfaces; and 4 paths of gigabit Ethernet optical interfaces, 2 paths of x4 RapidIO interfaces, 1 path of management network ports and 1 path of management serial ports are provided externally.
3. The switch module of claim 1,
the gigabit Ethernet is used for the interaction of management information or control information among the modules; the gigabit Ethernet interface is used for remotely transmitting large data information among other modules; the RapidIO interface is used for high-speed data exchange between modules.
4. The switch module of claim 1,
a simplified linux system and a PowerPC (Power personal computer) are used as a control chip to load a RapidIO driver and an Ethernet driver, so that unified management and configuration of multi-protocol exchange are realized.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710522756.6A CN107332841A (en) | 2017-06-30 | 2017-06-30 | Multi-protocols hybrid switching module based on PowerPC |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710522756.6A CN107332841A (en) | 2017-06-30 | 2017-06-30 | Multi-protocols hybrid switching module based on PowerPC |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107332841A true CN107332841A (en) | 2017-11-07 |
Family
ID=60198588
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710522756.6A Pending CN107332841A (en) | 2017-06-30 | 2017-06-30 | Multi-protocols hybrid switching module based on PowerPC |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107332841A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108156099A (en) * | 2017-11-15 | 2018-06-12 | 中国电子科技集团公司第三十二研究所 | Srio switching system |
| CN109672634A (en) * | 2018-12-03 | 2019-04-23 | 天津津航计算技术研究所 | The clog-free SRIO network topology structure in 18 tunnels and method based on exchange chip |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN204928886U (en) * | 2015-07-23 | 2015-12-30 | 余劲 | CPCI gigabit ethernet exchanges integrated circuit board based on BCM5396 chip |
| CN205304857U (en) * | 2015-12-29 | 2016-06-08 | 山东超越数控电子有限公司 | 10, 000, 000, 000 light network switch |
| CN105867072A (en) * | 2016-04-14 | 2016-08-17 | 清华大学 | VME-S bus based working table movement control system |
| CN106095724A (en) * | 2016-08-18 | 2016-11-09 | 四川赛狄信息技术有限公司 | A kind of information processing board system based on MPC8640D |
-
2017
- 2017-06-30 CN CN201710522756.6A patent/CN107332841A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN204928886U (en) * | 2015-07-23 | 2015-12-30 | 余劲 | CPCI gigabit ethernet exchanges integrated circuit board based on BCM5396 chip |
| CN205304857U (en) * | 2015-12-29 | 2016-06-08 | 山东超越数控电子有限公司 | 10, 000, 000, 000 light network switch |
| CN105867072A (en) * | 2016-04-14 | 2016-08-17 | 清华大学 | VME-S bus based working table movement control system |
| CN106095724A (en) * | 2016-08-18 | 2016-11-09 | 四川赛狄信息技术有限公司 | A kind of information processing board system based on MPC8640D |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108156099A (en) * | 2017-11-15 | 2018-06-12 | 中国电子科技集团公司第三十二研究所 | Srio switching system |
| CN109672634A (en) * | 2018-12-03 | 2019-04-23 | 天津津航计算技术研究所 | The clog-free SRIO network topology structure in 18 tunnels and method based on exchange chip |
| CN109672634B (en) * | 2018-12-03 | 2020-11-06 | 天津津航计算技术研究所 | 18-path non-blocking SRIO network topology device and method based on switching chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10929325B2 (en) | PCIE lane aggregation over a high speed link | |
| US10374782B2 (en) | Full duplex transmission method for high speed backplane system | |
| JP5837025B2 (en) | PMA size training for 100GBASE-KP4 | |
| CN108304341A (en) | AI chip high speeds transmission architecture, AI operations board and server | |
| CN109120624B (en) | Multi-plane loose coupling high-bandwidth data exchange system | |
| CN1791120B (en) | System and method for efficient alignment of data bits on parallel data channels | |
| US9031093B2 (en) | EEE refresh and wake signaling for 100GBASE-KP4 | |
| Fasnacht et al. | A serial communication infrastructure for multi-chip address event systems | |
| CN103814367A (en) | Communications assembly comprising multi-channel logic communication via physical transmission path, for serial interchip data transmission | |
| CN205304857U (en) | 10, 000, 000, 000 light network switch | |
| CN107332841A (en) | Multi-protocols hybrid switching module based on PowerPC | |
| CN205305048U (en) | Giga light network switch | |
| CN102918815A (en) | Advanced telecommunications computing architecture data exchange system, exchange board and data exchange method | |
| CN114442514A (en) | USB3.0/3.1 control system based on FPGA | |
| CN214586880U (en) | Information processing apparatus | |
| JP2020515114A (en) | High Density Small Form Factor Pluggable Modules, Housings and Systems | |
| WO2020258917A1 (en) | Data exchange chip and server | |
| WO2018196833A1 (en) | Message sending method and message receiving method and apparatus | |
| CN102089750B (en) | System to connect a serial SCSI array controller to a storage area network | |
| CN104660476A (en) | Real-time bus and realizing method thereof | |
| Salazar-García et al. | PlasticNet: A low latency flexible network architecture for interconnected multi-FPGA systems | |
| CN113742270A (en) | Chip cascade and parallel computing system | |
| CN113742262A (en) | Chip cascading method based on high-speed differential signal | |
| WO2015131670A1 (en) | Device, method and system for achieving rack stacking based on switching network | |
| CN216901487U (en) | 5Mbps multi-protocol serial port card of PMC specification |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20171107 |
|
| RJ01 | Rejection of invention patent application after publication |