CN107293330A - The method and simulation checking system of simulating, verifying are carried out to random access memory ram - Google Patents
The method and simulation checking system of simulating, verifying are carried out to random access memory ram Download PDFInfo
- Publication number
- CN107293330A CN107293330A CN201710439123.9A CN201710439123A CN107293330A CN 107293330 A CN107293330 A CN 107293330A CN 201710439123 A CN201710439123 A CN 201710439123A CN 107293330 A CN107293330 A CN 107293330A
- Authority
- CN
- China
- Prior art keywords
- module
- ram
- verified
- program
- pumping signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
Landscapes
- Storage Device Security (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The embodiment of the present invention provides the method and simulation checking system that simulating, verifying is carried out to random access memory ram, to the less efficient technical problem for solving to have to RAM simulating, verifying in the prior art.Wherein, the simulation checking system include authentication module, at least two interface modules and at least two it is different types of be verified RAM module, method includes the first pumping signal that the authentication module obtains correspondence First ray number；The authentication module determines first interface module corresponding with the First ray number based on first pumping signal from least two interface module；The authentication module by the first interface module with it is described be verified RAM module set up be connected, and at least one first kind program ram module being verified to the corresponding first kind of the First ray number in RAM module sends first pumping signal, to be verified at least one described first kind program ram module.
Description
Technical field
The present invention relates to communication technical field, more particularly to the method that simulating, verifying is carried out to random access memory ram
And simulation checking system.
Background technology
At the beginning of the design of system level chip (System on Chip, SoC), designer would generally use the technology of emulation,
Each design link of simulated environment to SoC is set up by computer, logic, function, the sequential of such as circuit are verified, such as
Added and encouraged to circuit-under-test by simulated environment, analysis responds or detected all information inside circuit, so as to tested
Circuit is verified；Or and for example designer builds simulated environment to all arbitrary accesses used in SoC by computer
Memory (Random Access Memory, RAM) is verified.
At present, for RAM verification method, many methods using classification checking, and according to the difference of RAM type, checking
Member builds different verification environments or component by computer, verifies that such as RAM type is divided into A to all types of RAM
Class, B classes, C classes etc., then verifier needs to build verification environment 1, verification environment 2, verification environment 3 etc. respectively, with respectively to above-mentioned
A classes, B classes, the RAM of the type such as C classes is verified, so as to add the coding and DEBUG workloads of verification environment, result in
RAM verification efficiency is relatively low；Furthermore, compatible poor due to the ram test environment built respectively, reusability is relatively low, greatly
Reduce RAM verify work efficiency.
In summary, less efficient technical problem in the prior art in the presence of the simulating, verifying to RAM.
The content of the invention
The embodiment of the present invention provides the method and simulation checking system that simulating, verifying is carried out to random access memory ram,
To the less efficient technical problem for solving to have to RAM simulating, verifying in the prior art.
First aspect
The embodiment of the present invention provides a kind of method that simulating, verifying is carried out to random access memory ram, imitative applied to one
True checking system, it is characterised in that the simulation checking system includes authentication module, at least two interface modules and at least two
Different types of to be verified RAM module, methods described includes：
The authentication module obtains the first pumping signal of correspondence First ray number；
The authentication module based on first pumping signal determined from least two interface module with it is described
The corresponding first interface module of First ray number；
The authentication module by the first interface module with it is described be verified RAM module and set up be connected, and to described
At least one first kind program ram module that the corresponding first kind of First ray number is verified in RAM module sends first
Pumping signal, to be verified at least one described first kind program ram module.
Optionally, before the first pumping signal that the authentication module obtains correspondence First ray number, methods described bag
Include：
The authentication module is received different types of is verified the corresponding packet of RAM module with described at least two；
The authentication module is sequentially produced based on described information bag and different types of is verified RAM moulds with described at least two
The corresponding pumping signal of block.
Optionally, before the first pumping signal that the authentication module obtains correspondence First ray number, methods described bag
Include：
The authentication module is that the described at least two different types of RAM modules that are verified set virtual shell mould
There is the RAM information of macrodefinition form in block, the Transfer Parameters of the virtual shell module, the RAM information at least can
Enough indicate the type and RAM size of the program ram module in the virtual shell module；
The authentication module is described at least two different types of to be verified each type of in RAM module be verified
RAM module sets corresponding sequence number, and the corresponding relation set up between the sequence number and interface module.
Optionally, the virtual shell module is provided with the port that can be connected with least two interface module
Port number in module, the port module to it is described be verified RAM module needed for port number it is related.
Optionally, the authentication module by the first interface module with it is described be verified RAM module set up be connected
Afterwards, methods described also includes：
The authentication module is verified to the port module；
If the result shows there is idle output port mouthful and idle input port mouthful, the checking mould in the port module
Block is then set to 0 or put 1 processing to the idle output port mouthful, and hanging or combination is carried out to the idle input port mouthful
Calculating is handled, and then performs step：
At least one first kind RAM journeys in RAM module are verified to the corresponding first kind of the First ray number
Sequence module sends first pumping signal.
Optionally, the authentication module by the first interface module with it is described be verified RAM module set up be connected,
And at least one first kind program ram module in RAM module is verified to the corresponding first kind of the First ray number
Send after the first pumping signal, methods described also includes：
The authentication module receives at least one described first kind program ram module based on first pumping signal
First response signal；
The authentication module judges whether first response signal meets preparatory condition, obtains a judged result；
If the judged result shows that first response signal meets the preparatory condition, the authentication module is determined
At least one described first kind program ram module passes through checking.
Second aspect
The embodiment of the present invention provides a kind of simulation checking system, including：
At least two interface modules；
At least two different types of are verified RAM module；
Authentication module, the first pumping signal for obtaining correspondence First ray number, and based on first pumping signal
First interface module corresponding with the First ray number is determined from least two interface module, and passes through described
One interface module with it is described be verified RAM module and set up be connected, and be verified to the corresponding first kind of the First ray number
At least one first kind program ram module in RAM module sends the first pumping signal, with least one described first kind
Type program ram module is verified.
Optionally, the authentication module is used for：
Before the first pumping signal of correspondence First ray number is obtained, receive and described at least two different types of quilts
Verify the corresponding packet of RAM module；
Based on described information bag sequentially produce with described at least two it is different types of be verified RAM module it is corresponding excitation
Signal.
Optionally, the authentication module is additionally operable to：
It is described at least two different types of to be verified before the first pumping signal of correspondence First ray number is obtained
RAM module, which is set in virtual shell module, the Transfer Parameters of the virtual shell module, has macrodefinition form
RAM information, the RAM information can at least indicate the type and RAM of the program ram module in the virtual shell module
Size；
For described at least two it is different types of be verified in RAM module it is each type of be verified RAM module set pair
The sequence number answered, and the corresponding relation set up between the sequence number and interface module.
Optionally, the virtual shell module is provided with the port that can be connected with least two interface module
Port number in module, the port module to it is described be verified RAM module needed for port number it is related.
Optionally, the authentication module is additionally operable to：
By the first interface module with it is described be verified RAM module set up be connected after, to the port module
Verified；
If the result shows there is idle output port mouthful and idle input port mouthful, the checking mould in the port module
The idle output port mouthful is then set to 0 or put 1 processing by block, and hanging or combination is carried out to the idle input port mouthful
Calculating is handled, and then performs step：
At least one first kind RAM journeys in RAM module are verified to the corresponding first kind of the First ray number
Sequence module sends the first pumping signal.
Optionally, the authentication module is additionally operable to：
By the first interface module with it is described be verified RAM module and set up be connected, and to the First ray number
The corresponding first kind be verified at least one first kind program ram module in RAM module send the first pumping signal it
Afterwards, first response signal of at least one first kind program ram module based on first pumping signal is received；
Judge whether first response signal meets preparatory condition, obtain a judged result；
If the judged result shows that first response signal meets the preparatory condition, it is determined that it is described at least one
First kind program ram module passes through checking.
The third aspect
The embodiment of the present invention provides a kind of computer installation, and the computer installation includes processor, and the processor is used
The step of method as described in relation to the first aspect being realized when the computer program stored in memory is performed.
Fourth aspect
The embodiment of the present invention provides a kind of computer-readable recording medium, and be stored with computer program, the computer journey
The step of method described in first aspect being realized when sequence is executed by processor.
One or more of above-mentioned technical proposal technical scheme, has the following technical effect that or advantage：
First, the embodiment of the present invention provides a kind of method that simulating, verifying is carried out to random access memory ram, applied to one
Simulation checking system, the simulation checking system includes authentication module, at least two interface modules and at least two different types of
It is verified RAM module.In method provided in an embodiment of the present invention, authentication module obtains the first excitation letter of correspondence First ray number
Number；Authentication module determines first interface module corresponding with First ray number from least two interface modules；Authentication module
It is connected by first interface module with being verified RAM module foundation, and RAM is verified to the corresponding first kind of First ray number
At least one first kind program ram module in module sends the first pumping signal, with least one first kind RAM journeys
Sequence module is verified.I.e. in embodiments of the present invention, authentication module can be tested the different types of RAM module that is verified
Card, so that solving needs to build in the prior art the emulation to RAM caused by different verification environments to different type RAM
The less efficient technical problem of checking, improves RAM verification efficiency.
2nd, due in embodiments of the present invention, authentication module different types of can be verified in RAM module at least two
The each type of RAM module that is verified sets consistent virtual shell module, the transmission ginseng of the virtual shell module
The program ram module type in virtual shell module and the RAM information of size can at least be indicated by existing in number, i.e., every kind of
The program ram module of type is both provided with consistent virtual shell module so that authentication module can be to different types of
Program ram module is verified so that the checking of program ram module is no longer by the conditionality of RAM type, so as to save
The workload of program ram module verification.
3rd, due in embodiments of the present invention, different types of be verified each type of in RAM module is verified RAM
The port that module is provided with unified virtual shell module, and the port module of virtual shell module is combined
The different types of all of the port being verified required for RAM module, therefore, authentication module can be verified to different types of
RAM module is verified, it is not necessary to build verification environment for each type of RAM module that is verified again, verification mode is simple
And be easily achieved, improve the verification efficiency to RAM.
Brief description of the drawings
In order to illustrate the technical solution of the embodiments of the present invention more clearly, will make below to required in the embodiment of the present invention
Accompanying drawing is briefly described, it should be apparent that, accompanying drawing described below is only some embodiments of the present invention, for
For those of ordinary skill in the art, on the premise of not paying creative work, other can also be obtained according to these accompanying drawings
Accompanying drawing.
Fig. 1 be the embodiment of the present invention in random access memory ram carry out simulating, verifying method schematic flow sheet；
Fig. 2 is the schematic diagram of virtual shell module in the embodiment of the present invention；
Fig. 3 is the schematic diagram of method practical application scene in the embodiment of the present invention；
Fig. 4 is the module diagram of simulation checking system in the embodiment of the present invention；
Fig. 5 is the schematic diagram of Computer device of the embodiment of the present invention.
Embodiment
In order that the purpose, technical scheme and advantage of the embodiment of the present invention are clearer, below in conjunction with present invention implementation
Accompanying drawing in example, the technical scheme in the embodiment of the present invention is clearly and completely described.
The Integral Thought of the embodiment of the present invention is described below first：
The embodiment of the present invention provides a kind of method that simulating, verifying is carried out to random access memory ram, imitative applied to one
True checking system, the simulation checking system includes authentication module, at least two interface modules and at least two different types of quilts
Verify RAM module.In method provided in an embodiment of the present invention, authentication module obtains the first excitation letter of correspondence First ray number
Number；Authentication module determines that corresponding with First ray number first connects based on the first pumping signal from least two interface modules
Mouth mold block；Authentication module is set up with being verified RAM module by first interface module and is connected, and to First ray number corresponding the
At least one first kind program ram module that one type is verified in RAM module sends the first pumping signal, with least one
Individual first kind program ram module is verified.I.e. in embodiments of the present invention, authentication module can be tested different types of
Card RAM module is verified, is led so as to solve to need to build different verification environments to different type RAM in the prior art
The less efficient technical problem of the simulating, verifying to RAM caused, improves RAM verification efficiency.
Secondly, in the embodiment of the present invention, simulation checking system can be it is that staff is built by terminals such as computers,
It can be used for the system verified to RAM function etc., wherein, work can be included in the authentication module in simulation checking system
Make the verification environment that personnel are built by terminals such as computers using program in machine code；At least two interface modules can be work people
Member is used for the interface of connectivity verification environment and tested RAM module by terminals such as computers using what program in machine code was built, and
The quantity of interface module can be related to the quantity of program ram module；At least two inhomogeneities can be included by being verified RAM module
The corresponding at least two program rams modules of RAM of type, the program ram module can be RAM codes or RAM journeys to be tested
Sequence.
The preferred embodiment of the present invention is described in detail below in conjunction with the accompanying drawings.
Embodiment one
Refer in Fig. 1, the embodiment of the present invention there is provided it is a kind of to random access memory ram carry out simulating, verifying side
Method, can apply to simulation checking system, wherein, the process of method can be described as follows：
S100：The authentication module obtains the first pumping signal of correspondence First ray number；
S200：The authentication module based on first pumping signal determined from least two interface module with
The corresponding first interface module of the First ray number；
S300：The authentication module by the first interface module with it is described be verified RAM module set up be connected, and to
At least one first kind program ram module that the corresponding first kind of the First ray number is verified in RAM module is sent
First pumping signal, to be verified at least one described first kind program ram module.
In S100, First ray number can at least two different types of are verified in RAM module need to be verified
The first kind is verified the sequence number of RAM module, the sequence number can be carried out by staff by computer it is self-defined, or
The computer program write by staff is automatically generated according to features such as RAM types, wherein, each class is verified RAM moulds
Block includes one or more program ram module；First pumping signal can be used for triggering pair by what authentication module was sent
The signal that the program ram module being verified in RAM module is verified.
In actual applications, the same type of RAM module that is verified can correspond to a sequence number.When authentication module is obtained
During the first pumping signal of correspondence First ray number, show that authentication module can currently start RAM corresponding to First ray number
Program module is verified.
Optionally, before the first pumping signal that authentication module obtains correspondence First ray number, authentication module can connect
Receive with least two it is different types of be verified the corresponding packet of RAM module, wherein, all tested is contained in the packet
Demonstrate,prove the relevant information of RAM module, type, the size of such as RAM module.
Then, authentication module can be sequentially generated and different type according to the packet received according to certain order
Be verified the corresponding pumping signal of RAM module, in actual applications, it is same type of be verified RAM module can correspond to it is same
One pumping signal.Therefore, subsequent authentication module to RAM module when verifying, it is no longer necessary to every time from external environment condition
Related pumping signal is obtained, but directly can obtain pumping signal corresponding with being verified RAM module from inside, with right
RAM module is verified, improves RAM verification efficiency.
Optionally, before the first pumping signal that authentication module obtains correspondence First ray number, to random access memory
The method that device RAM carries out simulating, verifying can also include：
Authentication module is that at least two different types of RAM modules that are verified set virtual shell module, and virtual
There is the RAM information of macrodefinition form in the Transfer Parameters of shell module, RAM information can at least indicate virtual outer shell side
The type and RAM size of program ram module in sequence module；
Authentication module is at least two different types of to be verified each type of RAM module that is verified in RAM module and set
Put corresponding sequence number, and the corresponding relation set up between sequence number and interface module.
Wherein, virtual shell module can be the program in machine code write by staff using terminals such as computers,
And staff can be when writing program in machine code, by RAM information, type (such as single clock, doubleclocking of such as program ram module
Etc. type), RAM size (such as depth and width of program ram module), band is without checking function (such as ECC check position) etc.
Pre-processed, to be write in the form of macrodefinition in the program in machine code of virtual shell module.
In actual applications, authentication module can be to need to be verified every kind of different types of RAM module in RAM module to set
Put virtual shell module.For popular, i.e., all program ram modules can be wrapped crust by authentication module, and
The RAM information of program ram module can be included in the shell.
After this, authentication module can give each type of program ram module at least two different type RAM to set
Corresponding sequence number, such as Serial No. 1 can be with the program ram modules of corresponding A type, the depth of such program ram module
Degree can be 128, the write address produced by the program code that such staff writes, i.e. pumping signal, just no more than 0
~127 scope；And for example Serial No. 2 can correspond to the program ram module of B types, and such program ram module can be with
Without error checking and correction (Error Checking and Correcting, ECC), i.e., the program generation that staff writes
Code just can not produce the excitation for detecting ECC functions to the program ram module of B types.
Further, the corresponding relation that authentication module can be set up between sequence number and interface module, such as Serial No. 1 can
With corresponding interface module 1, Serial No. 2 can with corresponding interface module 2, i.e. corresponding relation can for sequence number and interface module it
Between one-to-one relationship.Therefore, by the corresponding relation, program code that staff writes can be limited to different sequences
The scope and type of excitation produced by number.
Optionally, virtual shell module is provided with the port module that can be connected with least two interface modules, end
Port number in mouth mold block to be verified RAM module needed for port number it is related.
Fig. 2 is referred to, Fig. 2 is the schematic diagram of virtual shell module in the embodiment of the present invention, wherein, port module exists
Shown in Fig. 2 with dotted line frame 001.And port module includes multiple ports, port 1 as shown in Figure 2 to port 8 etc..
In actual applications, with continued reference to Fig. 2, port 1 to port 5 etc. can be input port, and such as port 1 can be characterized
Write operation clock port, port 2 can characterize read operation clock port, and port 3 can characterize write address port etc.；And port 6
Can be output port to port 8 etc., such as port 6 can characterize data reading port, and port 8 can represent that ECC indicates bit port
Deng.Depending on the function of each port can be according to practical application, the embodiment of the present invention is to make the explanation of adaptability, is not pair
Port number and port function are limited.
In the embodiment of the present invention, the port module middle port quantity of all virtual shell modules be all it is unified and
Can according at least two it is different types of be verified the most type of port number needed for RAM module be verified RAM moulds
The situation of block is set, or can be integrated different types of be verified and each type of in RAM module be verified RAM module
Required different port, is set.The port number of port module can also be related to the quantity of interface module, such as port number
It is corresponding consistent etc. to measure with the quantity of interface module.Certainly, in actual applications, port module can also be by staff
The program in machine code write by terminals such as computers.
In actual applications, virtual shell module can pass through different outside transmission when example is carried out
Parameter carries out example to select the program ram module of different type and size as its submodule, wherein, example can be understood as
The nested submodule of generation, you can to generate program ram module in virtual shell module.Different outside biographies can be passed through
Pass parameter to be sorted out the program ram module of same type and size, then by same type and the program ram module of size
Example is carried out as the submodule of virtual shell module.
As an example it is assumed that tested RAM module includes the program ram module of A classes, B classes, C classes, wherein, A classes RAM
Program module can be realized：Write operation clock, read operation clock, write address, write data, read address, read data；B class program rams
Module can be realized：Read-write operation clock, write address, write data, read data mask, read address, read data；C class program ram moulds
Block can be realized：Read-write operation clock, write address, write data, read address, read data, ECC check position.That is A classes program ram mould
6 ports of block needs, 6 ports of B class program rams module needs, 6 ports of C class program rams module, at this moment, virtual outer shell side
The port module of sequence module can be unified to set 8 ports, correspond to respectively：Read-write operation clock, write address, write data, read ground
Location, the end read in data, read operation clock, reading data mask and ECC check position, i.e., the port module of virtual shell module
Mouth can integrate all of the port of A classes, B classes and C classes.
That is, various types of be verified is both provided with unified virtual shell module on RAM module, and it is somebody's turn to do
Include the RAM information of its internal program ram module, and virtual shell in the Transfer Parameters of virtual shell module
Port in the port module of module can integrate all of the port that different type is verified needed for RAM module.Therefore, subsequently test
Card module can be verified to the different types of RAM module that is verified so that the checking of program ram module is no longer influenced by by
The conditionality of the type of RAM module is verified, and verification process is easily achieved, so as to save the checking to program ram module
Workload.
Optionally, it is at least two different types of to be verified each type of in RAM module be verified in authentication module
RAM module is set before corresponding sequence number, and this method can also include：Authentication module can be by RAM information with Associate array
Form preserved.
Wherein, Associate array can be defined as a kind of array with special index mode.Integer can not only be passed through
To index it, character string or other kinds of value (except NULL) can also be used to index it.
In the embodiment of the present invention, placement of the RAM information in the way of Associate array can be preserved or passed by authentication module
Enter into the verification environment of program ram module, enter when being verified so as to subsequent authentication module to program ram module to be verified
Line index.
In S200, authentication module can determine that corresponding with First ray number first connects from least two interface modules
Mouth mold block.
Optionally, authentication module determines first interface mould corresponding with First ray number from least two interface modules
Block, can include：Authentication module can be according to the corresponding relation between sequence number and interface module, from least two interface modules
In determine first interface module corresponding with First ray number.
In the embodiment of the present invention, because a sequence number can be verified RAM module with a type of, then sequence number is with connecing
Corresponding relation between mouth mold block, it can be understood as be verified the mapping relations between RAM module and interface module.
Then, authentication module can be determined and First ray according to the corresponding relation between sequence number and interface module
Number corresponding first interface module.When authentication module needs to verify to being verified RAM module, it can generate and be currently needed for
The corresponding First ray number of RAM module is verified, then authentication module can be according to corresponding between sequence number and interface module
Relation, determine first interface module be verified RAM module set up be connected, subsequent authentication module just can pair and First ray
The program ram module being verified in RAM module of number corresponding types verified, i.e., authentication module and different types of be verified
It can be set up and connected by simple interface module between RAM module, so that subsequent authentication module is carried out to being verified RAM module
Checking, so as to save verification process of the authentication module to RAM, further increases the verification efficiency to RAM.
Optionally, first interface corresponding with First ray number is determined from least two interface modules in authentication module
Before module, authentication module can also carry out example to virtual shell module, and obtain and at least two different types of
It is verified at least two consistent interface modules of RAM module quantity.
In actual applications, staff can carry out example by terminals such as computers to virtual shell module,
Then at least two interface module corresponding with the program ram module number being verified in RAM module is obtained.
Optionally, authentication module can carry out batch example to virtual shell module.In actual applications, work people
Member can encode etc. automatically using high-level language to virtual shell module progress batch example, can also pass through high-level language
The automatic connection interface module such as coding and virtual shell module.
In S300, authentication module is set up with being verified RAM module by first interface module and is connected, and to First ray number
At least one first kind program ram module that the corresponding first kind is verified in RAM module sends the first pumping signal, with
At least one first kind program ram module is verified.
That is authentication module by the first interface module and can be verified RAM moulds after first interface module is determined
Block sets up connection, and then authentication module needs the program ram module being verified to send the first excitation letter into RAM module to be verified
Number, to be verified to it.
In actual applications, when authentication module is in its verification environment, when can generate different sequence numbers, it can pass through
Resolution unit in authentication module is parsed to sequence number, and then via interface module corresponding with sequence number, first is swashed
Encourage signal to be sent in the virtual shell module of corresponding types therewith and size, be eventually transferred to virtual shell module
In the corresponding program ram module of middle institute's example.Conversely, the information such as reading data of different example program ram modules, can also
Among the verification environment for the program ram module being delivered to by the route in authentication module, i.e., the process is reversible.
Optionally, authentication module by first interface module be verified RAM module set up be connected after, authentication module
Port module can be verified；If the result shows there is idle output port mouthful and idle input port in port module
Mouthful, authentication module is then set to 0 or put 1 processing to idle output port mouthful, and carries out hanging or group to idle input port mouthful
Total calculation processing, then performs step：Belong to the first kind corresponding with First ray number at least two program ram modules
At least one first kind program ram module in type RAM sends the first pumping signal.
Because the program ram module for each type being verified in RAM module is uniformly provided with the end with identical quantity
The virtual shell module of mouth, therefore, when authentication module is by first interface module and is verified program ram module foundation company
After connecing, authentication module can verify that is, authentication module can determine end to the port module of virtual shell module
With the presence or absence of idle output port mouthful and idle input port mouthful in mouth mold block.
For example, continuing with referring to Fig. 2, it is assumed that be the program ram module of foregoing B classes, i.e. such program ram in Fig. 2
Module can be realized：Read-write operation clock, write address, write data, read data mask, read address, read data, i.e. B classes program ram
Module does not have read operation clock and ECC check position.And now have 8 ports in the port module of virtual shell module, this
When, if authentication module is verified to the port module, an idle input port mouthful and an idle output port can be verified
Mouthful, wherein, idle input port mouthful correspondence read operation clock, idle output port mouthful can correspond to ECC functions, and at this moment authentication module can
So that 1 processing is set to 0 or put to ECC, and hanging or combination calculating processing is carried out to read operation clock.
Wherein, authentication module idle output port mouthful is set to 0 or put 1 processing can be according to actual conditions depending on, such as
If 1 represents mistake, 0 represents correct, then can be by its virtual shell module for the program ram module without ECC functions
Port module in the port perseverances of correspondence ECC functions be set to 0.And authentication module carries out hanging or combination to read operation clock and counted
Calculation processing can also be depending on actual conditions, and the program ram module of such as B classes only needs to a clock source, i.e. read-write operation clock,
At this moment, for the corresponding port of read operation clock then can vacantly without, or it is combined calculating processing.
Optionally, set up and be connected by first interface module and RAM module in authentication module, and to the First ray number
The corresponding first kind be verified at least one first kind program ram module in RAM module send the first pumping signal it
Afterwards, this method can also include：Authentication module receives at least one first kind program ram module based on the first pumping signal
First response signal；Authentication module judges whether the first response signal meets preparatory condition, obtains a judged result；If judging knot
When fruit shows that the first response signal meets preparatory condition, authentication module determines that at least one first kind program ram module passes through
Checking.
Wherein, the first pumping signal can be related to the function of program ram module, if program ram module has error check work(
Can, then the first pumping signal can be used for verifying the error check function of program ram module；If program ram module has substantially
Read-write capability, then the first pumping signal can be used for the read-write capability of program ram module such as verifying.
Preparatory condition can be set according to specific circumstances, for example, assuming that to the read-write work(of program ram module
It can be verified, first verifying that module can be sent in the first pumping signal, first pumping signal to program ram module can take
With write-in program ram module data slot, then program ram module can be sent based on first pumping signal the first response believe
Number, authentication module is after first response signal is received, and whether can detect in first response signal can read therewith
The corresponding data slot of preceding write-in program ram module, if detecting the data slot, it is considered that the first response signal is full
Sufficient preparatory condition.Further, authentication module can determine that there is the program ram module of read-write capability to pass through checking for this.
Fig. 3 is referred to, with reference to practical application scene to provided in an embodiment of the present invention to random access memory ram
The method for carrying out simulating, verifying is introduced.
In Fig. 3, authentication module can include mux units and kernal units, wherein, mux units can be regarded as selection rank
" selector " part of distinct interface module is connect, kernal units, which can refer in authentication module, to be produced for verifying program ram mould
The pumping signal of block and the core of sequence number, external also refers to the source of RAM macrodefinition files, and this is grand fixed
Adopted file mainly has two use, and one is outside Transfer Parameters as virtual shell module, characterizes virtual outer shell side
Sequence submodule can example dissolve which type of program ram module, another use is then that can be passed in the form of Associate array
Enter into the verification environment of authentication module, to be subsequently called.
Wherein, it is verified and the different types of RAM journeys for being respectively arranged with virtual shell module is contained in RAM module
Sequence module 1, program ram module 2, program ram module 3 etc., certainly, in actual applications, it is verified in program ram module also
The program ram module of more type and size can be included, the embodiment of the present invention is not restricted to this.
It is assumed that authentication module can receive different types of being verified with least two of being sent by outside external
Include the relevant information for being verified RAM module in the corresponding RAM macrodefinitions file of RAM module, the RAM macrodefinition files, such as
RAM type, size etc..Then, the kernal units in authentication module, can verify RAM journeys based on RAM macrodefinitions file generated
Pumping signal and sequence number needed for sequence module 1, then, kernal units send sequence number 1 to mux units, by mux units
According to the RAM macrodefinition files existed in the verification environment of authentication module in Associate array form, sequence number 1 and RAM are parsed
The mapping relations of information, and during this period, mux units can also produce corresponding constraint according to the mapping relations, as shown in Figure 3
Limit, can be used for limiting type, quantity etc. that pumping signal is produced.Such as, if sequence number 1 maps out doubleclocking, band
ECC check position, without data mask is write, then the corresponding limit of sequence number 1 will tell kernal units to produce for testing
Card writes the pumping signal of data mask, but to produce the pumping signal for verifying ECC check position.
Then, which interface module mux units can select data flow by, so with which virtual shell mould
Block is attached.After data path connection, mux units just can be passed through pumping signal by the signified direction of arrow in Fig. 31
Interface module is sent to program ram module 1, and we just can be carried out accordingly according to corresponding demand to program ram module 1
Checking.And be verified the program ram module 1 in RAM module can according to pumping signal by the signified direction of arrow in Fig. 32, to
Authentication module sends response signal, and authentication module can determine the program ram module 1 being verified after judging response signal
Whether checking is passed through.Follow-up, being verified RAM module and can be imported into the RAM of Hardware by checking forms product.
Embodiment two
Based on same inventive concept, Fig. 4 is referred to, the embodiment of the present invention also provides a kind of simulation checking system, the emulation
Checking system includes authentication module 10, is verified the interface module 30 of RAM module 20 and at least two.
Wherein, authentication module 10, the first pumping signal for obtaining correspondence First ray number, and swash based on described first
Encourage signal and first interface module corresponding with the First ray number is determined from least two interface module 30, and lead to
Cross the first interface module with it is described be verified RAM module and set up be connected, and to the corresponding first kind of the First ray number
At least one first kind program ram module that type is verified in RAM module sends the first pumping signal, with to described at least one
Individual first kind program ram module is verified.
Optionally, the authentication module 10 is used for：
Before the first pumping signal of correspondence First ray number is obtained, receive and described at least two different types of quilts
Verify the corresponding packet of RAM module；
Based on described information bag sequentially produce with described at least two it is different types of be verified RAM module it is corresponding excitation
Signal.
Optionally, the authentication module 10 is additionally operable to：
It is described at least two different types of to be verified before the first pumping signal of correspondence First ray number is obtained
RAM module, which is set in virtual shell module, the Transfer Parameters of the virtual shell module, has macrodefinition form
RAM information, the RAM information can at least indicate the type and RAM of the program ram module in the virtual shell module
Size；
For described at least two it is different types of be verified in RAM module it is each type of be verified RAM module set pair
The sequence number answered, and the corresponding relation set up between the sequence number and interface module.
Optionally, the virtual shell module is provided with the port that can be connected with least two interface module
Port number in module, the port module is related to the performance for being verified RAM module.
Optionally, the authentication module 10 is additionally operable to：
By the first interface module with it is described be verified RAM module set up be connected after, to the port module
Verified；
If the result shows there is idle output port mouthful and idle input port mouthful, the checking mould in the port module
The idle output port mouthful is then set to 0 or put 1 processing by block, and hanging or combination is carried out to the idle input port mouthful
Calculating is handled, and then performs step：
At least one first kind RAM journeys in RAM module are verified to the corresponding first kind of the First ray number
Sequence module sends the first pumping signal.
Optionally, the authentication module 10 is additionally operable to：
By the first interface module with it is described be verified RAM module and set up be connected, and to the First ray number
The corresponding first kind be verified at least one first kind program ram module in RAM module send the first pumping signal it
Afterwards, first response signal of at least one first kind program ram module based on first pumping signal is received；
Judge whether first response signal meets preparatory condition, obtain a judged result；
If the judged result shows that first response signal meets the preparatory condition, it is determined that it is described at least one
First kind program ram module passes through checking.Offer of the embodiment of the present invention is a kind of to test random access memory ram progress emulation
The method of card, applied to a simulation checking system, the simulation checking system includes authentication module, at least two interface modules and bag
RAM module is verified containing at least two program rams module corresponding with least two different type RAM.
The embodiment of the present invention provides a kind of method that simulating, verifying is carried out to random access memory ram, can apply to
In simulation checking system described in above-described embodiment two, the simulation checking system includes authentication module, at least two interfaces
Module and at least two different types of is verified RAM module.In method provided in an embodiment of the present invention, authentication module acquisition pair
Answer the first pumping signal of First ray number；Authentication module is determined corresponding with First ray number from least two interface modules
First interface module；Authentication module is set up with being verified RAM module by first interface module and is connected, and to First ray number
At least one first kind program ram module that the corresponding first kind is verified in RAM module sends the first pumping signal, with
At least one first kind program ram module is verified..I.e. in embodiments of the present invention, authentication module can be to difference
The RAM module that is verified of type is verified, so that solving needs to build different test to different type RAM in the prior art
The less efficient technical problem of the simulating, verifying to RAM caused by environment is demonstrate,proved, RAM verification efficiency is improved.
Due in embodiments of the present invention, authentication module can at least two it is different types of be verified in RAM module it is every
The RAM module that is verified of type sets consistent virtual shell module, the Transfer Parameters of the virtual shell module
Middle presence can indicate the program ram module type in virtual shell module and the RAM information of size, i.e., each type of
The outside of program ram module is both provided with consistent virtual shell module so that authentication module can be to different types of
Program ram module is verified so that the checking of program ram module is no longer by the conditionality of RAM type, so as to save
The workload of program ram module verification.
Embodiment three
In the embodiment of the present invention, a kind of computer installation is also provided, be refer to shown in Fig. 5, the computer installation includes place
Device 401 is managed, processor 401 is provided in an embodiment of the present invention for being realized when performing the computer program stored in memory 402
The step of clock synchronizing method.
Optionally, processor 401 can be specifically central processing unit, ASIC (Application
Specific Integrated Circuit, ASIC), can be one or more integrated circuits performed for control program,
Can be the hardware circuit developed using field programmable gate array (Field Programmable Gate Array, FPGA),
It can be BBP.
Optionally, processor 401 can include at least one process cores.
Optionally, electronic equipment also includes memory 402, and memory 402 can include read-only storage (Read Only
Memory, ROM), random access memory (Random Access Memory, RAM) and magnetic disk storage.Memory 402 is used
The required data when operation of processor 401 is stored.The quantity of memory 402 is one or more.
Example IV
The embodiment of the present invention, also provides a kind of computer-readable recording medium, is stored thereon with computer program, computer
Realized when program is executed by processor such as the step of clock synchronizing method provided in an embodiment of the present invention.
In embodiments of the present invention, it should be understood that disclosed clock system and method, others can be passed through
Mode is realized.For example, apparatus embodiments described above are only schematical, for example, the division of unit or unit, only
For a kind of division of logic function, there can be other dividing mode when actually realizing, such as multiple units or component can be combined
Or another system is desirably integrated into, or some features can be ignored, or do not perform.Another, shown or discussed phase
Coupling or direct-coupling or communication connection between mutually can be by some interfaces, the INDIRECT COUPLING or communication of equipment or unit
Connection, can be electrical or other forms.
Each functional unit in embodiments of the present invention can be integrated in a processing unit, or unit also may be used
To be independent physical module.
If integrated unit is realized using in the form of SFU software functional unit and is used as independent production marketing or in use, can
To be stored in a computer read/write memory medium.Based on it is such understand, the technical scheme of the embodiment of the present invention it is complete
Portion or part can be embodied in the form of software product, and the computer software product is stored in a storage medium, bag
It can be personal computer, server, or network equipment etc. to cause a computer equipment, such as to include some instructions,
Or processor (Processor) performs all or part of step of each embodiment method of the invention.And foregoing storage medium
Including：General serial bus USB (Universal Serial Bus flash drive, USB), mobile hard disk, read-only deposit
Reservoir (Read-Only Memory, ROM), random access memory (Random Access Memory, RAM), magnetic disc or
CD etc. is various can be with the medium of store program codes.
More than, above example is only described in detail to the technical scheme to the application, but above example
Illustrate to be only intended to help the method for understanding the embodiment of the present invention, should not be construed as the limitation to the embodiment of the present invention.This technology
The change or replacement that the technical staff in field can readily occur in, should all cover within the protection domain of the embodiment of the present invention.
Claims (14)
1. a kind of method that simulating, verifying is carried out to random access memory ram, applied to a simulation checking system, its feature exists
Include authentication module in, the simulation checking system, at least two interface modules and at least two different types of are verified RAM
Module, methods described includes：
The authentication module obtains the first pumping signal of correspondence First ray number；
The authentication module is determined and described first based on first pumping signal from least two interface module
The corresponding first interface module of sequence number；
The authentication module by the first interface module with it is described be verified RAM module and set up be connected, and to described first
At least one first kind program ram module that the corresponding first kind of sequence number is verified in RAM module sends described first
Pumping signal, to be verified at least one described first kind program ram module.
2. the method as described in claim 1, it is characterised in that obtain the first of correspondence First ray number in the authentication module
Before pumping signal, methods described includes：
The authentication module is received different types of is verified the corresponding packet of RAM module with described at least two；
The authentication module is sequentially produced based on described information bag and different types of is verified RAM module pair with described at least two
The pumping signal answered.
3. method as claimed in claim 2, it is characterised in that obtain the first of correspondence First ray number in the authentication module
Before pumping signal, methods described includes：
The authentication module is that the described at least two different types of RAM modules that are verified set virtual shell module, institute
There is the RAM information of macrodefinition form in the Transfer Parameters for stating virtual shell module, the RAM information can at least be indicated
The type and RAM size of program ram module in the virtual shell module；
The authentication module is that described at least two different types of are verified each type of in RAM module are verified RAM moulds
Block sets corresponding sequence number, and the corresponding relation set up between the sequence number and interface module.
4. method as claimed in claim 3, it is characterised in that the virtual shell module be provided with can with it is described extremely
Port number in the port module of few two interface modules connection, the port module is verified needed for RAM module with described
Port number is related.
5. method as claimed in claim 4, it is characterised in that pass through the first interface module and institute in the authentication module
State and be verified after RAM module foundation connection, methods described also includes：
The authentication module is verified to the port module；
If the result shows there is idle output port mouthful and idle input port mouthful in the port module, the authentication module is then
The idle output port mouthful is set to 0 or put 1 processing, and hanging or combination is carried out to the idle input port mouthful and calculated
Processing, then performs step：
At least one first kind program ram mould in RAM module is verified to the corresponding first kind of the First ray number
Block sends first pumping signal.
6. the method as described in any claim in claim 1-5, it is characterised in that pass through described first in the authentication module
Interface module with it is described be verified RAM module and set up be connected, and be verified RAM to the corresponding first kind of the First ray number
At least one first kind program ram module in module is sent after the first pumping signal, and methods described also includes：
The authentication module receives first of at least one described first kind program ram module based on first pumping signal
Response signal；
The authentication module judges whether first response signal meets preparatory condition, obtains a judged result；
If the judged result shows that first response signal meets the preparatory condition, the authentication module determines described
At least one first kind program ram module passes through checking.
7. a kind of simulation checking system, it is characterised in that the simulation checking system includes：
At least two interface modules；
At least two different types of are verified RAM module；
Authentication module, the first pumping signal for obtaining correspondence First ray number, and first pumping signal is based on from institute
State and first interface module corresponding with the First ray number is determined at least two interface modules, and connect by described first
Mouth mold block with it is described be verified RAM module and set up be connected, and be verified RAM moulds to the corresponding first kind of the First ray number
At least one first kind program ram module in block sends the first pumping signal, with least one first kind RAM
Program module is verified.
8. simulation checking system as claimed in claim 7, it is characterised in that the authentication module is used for：
Before the first pumping signal of correspondence First ray number is obtained, receive and different types of be verified with described at least two
The corresponding packet of RAM module；
Based on described information bag sequentially produce with described at least two it is different types of be verified RAM module it is corresponding excitation believe
Number.
9. simulation checking system as claimed in claim 8, it is characterised in that the authentication module is additionally operable to：
It is described at least two different types of to be verified RAM before the first pumping signal of correspondence First ray number is obtained
Module sets the RAM that there is macrodefinition form in virtual shell module, the Transfer Parameters of the virtual shell module
Information, the RAM information can at least indicate the type and RAM of program ram module in the virtual shell module
Size；
For described at least two it is different types of be verified in RAM module it is each type of be verified RAM module set it is corresponding
Sequence number, and the corresponding relation set up between the sequence number and interface module.
10. simulation checking system as claimed in claim 9, it is characterised in that the virtual shell module is provided with energy
Port number in enough port modules being connected with least two interface module, the port module is verified with described
The performance of RAM module is related.
11. simulation checking system as claimed in claim 10, it is characterised in that the authentication module is additionally operable to：
By the first interface module with it is described be verified RAM module set up be connected after, to the port module progress
Checking；
If the result shows there is idle output port mouthful and idle input port mouthful in the port module, the authentication module is then
The idle output port mouthful is set to 0 or put 1 processing, and hanging or combination is carried out to the idle input port mouthful and is calculated
Processing, then performs step：
At least one first kind program ram mould in RAM module is verified to the corresponding first kind of the First ray number
Block sends first pumping signal.
12. the simulation checking system as described in any claim in claim 7-11, it is characterised in that the authentication module is also used
In：
By the first interface module with it is described be verified RAM module and set up be connected, and to the First ray correspondence
The first kind be verified at least one first kind program ram module in RAM module send first pumping signal it
Afterwards, first response signal of at least one first kind program ram module based on first pumping signal is received；
Judge whether first response signal meets preparatory condition, obtain a judged result；
If the judged result shows that first response signal meets the preparatory condition, it is determined that it is described at least one first
Type program ram module passes through checking.
13. a kind of computer installation, it is characterised in that described device includes processor, the processor is used to perform memory
Realized during the computer program of middle storage as any one of claim 1-6 the step of method.
14. a kind of computer-readable recording medium, be stored with computer program, it is characterised in that the computer program is located
Manage and realized when device is performed as any one of claim 1-6 the step of method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710439123.9A CN107293330B (en) | 2017-06-12 | 2017-06-12 | Method and system for performing simulation verification on Random Access Memory (RAM) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710439123.9A CN107293330B (en) | 2017-06-12 | 2017-06-12 | Method and system for performing simulation verification on Random Access Memory (RAM) |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107293330A true CN107293330A (en) | 2017-10-24 |
| CN107293330B CN107293330B (en) | 2020-08-11 |
Family
ID=60096466
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710439123.9A Active CN107293330B (en) | 2017-06-12 | 2017-06-12 | Method and system for performing simulation verification on Random Access Memory (RAM) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107293330B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108038283A (en) * | 2017-11-30 | 2018-05-15 | 北京时代民芯科技有限公司 | A kind of efficient high coverage rate SoC verification platforms of dummy clock synchronization |
| CN108196916A (en) * | 2017-12-18 | 2018-06-22 | 广州视源电子科技股份有限公司 | A kind of method and its device, storage medium and electronic equipment that parameter verification is carried out to interface |
| CN110569038A (en) * | 2019-09-06 | 2019-12-13 | 深圳忆联信息系统有限公司 | Random verification parameter design method and device, computer equipment and storage medium |
| CN112732636A (en) * | 2021-01-11 | 2021-04-30 | 上海金卓科技有限公司 | Configuration method, device and equipment of chip prototype verification system based on multiple FPGAs |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030009709A1 (en) * | 2001-07-03 | 2003-01-09 | Belenger Kim E. | Functional element test tool and method |
| CN102622294A (en) * | 2011-01-28 | 2012-08-01 | 国际商业机器公司 | Method and method for generating test cases for different test types |
| CN103038751A (en) * | 2010-05-28 | 2013-04-10 | 爱德万测试公司 | Flexible storage interface tester with variable parallelism and firmware upgradeability |
| CN103324568A (en) * | 2012-03-21 | 2013-09-25 | 国际商业机器公司 | Method and apparatus for testing programs |
| CN104699524A (en) * | 2015-04-01 | 2015-06-10 | 山东华芯半导体有限公司 | SOC (system on chip) chip verifying system and method for dynamic simulation of static compilation |
-
2017
- 2017-06-12 CN CN201710439123.9A patent/CN107293330B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030009709A1 (en) * | 2001-07-03 | 2003-01-09 | Belenger Kim E. | Functional element test tool and method |
| CN103038751A (en) * | 2010-05-28 | 2013-04-10 | 爱德万测试公司 | Flexible storage interface tester with variable parallelism and firmware upgradeability |
| CN102622294A (en) * | 2011-01-28 | 2012-08-01 | 国际商业机器公司 | Method and method for generating test cases for different test types |
| CN103324568A (en) * | 2012-03-21 | 2013-09-25 | 国际商业机器公司 | Method and apparatus for testing programs |
| CN104699524A (en) * | 2015-04-01 | 2015-06-10 | 山东华芯半导体有限公司 | SOC (system on chip) chip verifying system and method for dynamic simulation of static compilation |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108038283A (en) * | 2017-11-30 | 2018-05-15 | 北京时代民芯科技有限公司 | A kind of efficient high coverage rate SoC verification platforms of dummy clock synchronization |
| CN108196916A (en) * | 2017-12-18 | 2018-06-22 | 广州视源电子科技股份有限公司 | A kind of method and its device, storage medium and electronic equipment that parameter verification is carried out to interface |
| CN108196916B (en) * | 2017-12-18 | 2020-06-12 | 广州视源电子科技股份有限公司 | Method and device for parameter verification of interface, storage medium and electronic equipment |
| CN110569038A (en) * | 2019-09-06 | 2019-12-13 | 深圳忆联信息系统有限公司 | Random verification parameter design method and device, computer equipment and storage medium |
| CN110569038B (en) * | 2019-09-06 | 2023-06-09 | 深圳忆联信息系统有限公司 | Random verification parameter design method, device, computer equipment and storage medium |
| CN112732636A (en) * | 2021-01-11 | 2021-04-30 | 上海金卓科技有限公司 | Configuration method, device and equipment of chip prototype verification system based on multiple FPGAs |
| CN112732636B (en) * | 2021-01-11 | 2023-05-30 | 北京东土军悦科技有限公司 | Configuration method, device and equipment of chip prototype verification system based on multiple FPGAs |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107293330B (en) | 2020-08-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107293330A (en) | The method and simulation checking system of simulating, verifying are carried out to random access memory ram | |
| CN106371954B (en) | I2C bus verification method and system based on 10-bit slave address | |
| CN108763743B (en) | Verification platform, method and electronic equipment | |
| CN102542110B (en) | Emulation verification method applied to mobile storage SOC (system on chip) chip | |
| CN107247859A (en) | Verification method, device, electronic equipment and the storage medium of Logic Circuit Design | |
| CN113434355B (en) | Module verification method, UVM verification platform, electronic device and storage medium | |
| CN113076227A (en) | MCU verification method, system and terminal equipment | |
| CN114880977A (en) | Software and hardware joint simulation system, method, device, equipment and storage medium | |
| CN106997318B (en) | PECI bus verification method and system supporting multiple slaves | |
| CN106293625A (en) | A kind of method and apparatus of configuration register | |
| CN105653409B (en) | A kind of hardware emulator verify data extraction system based on data type conversion | |
| CN116028292B (en) | Simulation verification system and method for remote direct memory access simulation verification | |
| CN109542713A (en) | A kind of verification method and verifying device | |
| CN107341039A (en) | Method, main frame and the system being managed under a kind of virtual environment to USB device | |
| CN109189621A (en) | A kind of test method and system of NVMe SSD hot plug | |
| CN116256621B (en) | Method and device for testing core particle, electronic equipment and storage medium | |
| CN113486625A (en) | Chip verification method and verification system | |
| CN113014339A (en) | Quality test method, device and equipment for PCIe external plug-in card receiving channel | |
| CN102495778B (en) | System and method for testing single-packet regular matching logic | |
| CN110261758B (en) | Device under test verification device and related product | |
| US11176018B1 (en) | Inline hardware compression subsystem for emulation trace data | |
| CN106375155B (en) | The control method and control system of MAC simulating, verifying model | |
| CN113535578B (en) | CTS test method, CTS test device and CTS test equipment | |
| CN107729601A (en) | RAM method, apparatus and computer-readable storage medium is configured in simulation process | |
| CN103559074B (en) | A kind of analogue communication plug-in unit and method of work thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |