CN107239594A - A kind of dispersed optimization method of the analog circuit based on PSPICE - Google Patents
A kind of dispersed optimization method of the analog circuit based on PSPICE Download PDFInfo
- Publication number
- CN107239594A CN107239594A CN201710282178.3A CN201710282178A CN107239594A CN 107239594 A CN107239594 A CN 107239594A CN 201710282178 A CN201710282178 A CN 201710282178A CN 107239594 A CN107239594 A CN 107239594A
- Authority
- CN
- China
- Prior art keywords
- msub
- key characteristic
- pspice
- characteristic index
- primary component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a kind of dispersed optimization method of analog circuit based on PSPICE, including：S1. artificial circuit is built, the transmission function of key characteristic index is built；S2. sensitivity analysis is carried out, Primary Component is determined；S3. first round emulation is carried out；S4. the function between key characteristic index and Primary Component is determined；S5. robust error estimator is carried out to function, determines average, specification higher limit, specification lower limit；S6. optimize the parameter of Primary Component, carry out the second wheel emulation, determine yield rate；S7. when yield rate meets default Judging index, step S8 is jumped to；Otherwise, step S2 is jumped to；S8. artificial circuit is analyzed, judges whether to have received the device of stress, there is the derating factor for then changing device, otherwise repeat step S8 obtains design parameter, completes artificial circuit design.The present invention has the advantages that the stability and reliability that improve institute's optimization design circuit.
Description
Technical field
The present invention relates to analog circuit optimization design field, more particularly to a kind of analog circuit dispersiveness based on PSPICE
Optimization method.
Background technology
Traditional optimization circuits and analysis method have Tolerance Design Method, Monte Carlo simulation method etc., but tradition
Method focuses on the local problems such as concern circuit devcie tolerance, circuit manufacture qualification rate, and the dispersiveness for circuit key characteristic is asked
Topic (such as performance indications are overproof, drift, unstability) lacks the global, solution of system.Therefore, to circuit key characteristic
Dispersion problem carry out research with reality meaning.
The content of the invention
The technical problem to be solved in the present invention is that：The technical problem existed for prior art, the present invention provides one
Planting can be analyzed the dispersion problem of circuit key characteristic from the angle of global, system, and design is optimized to circuit,
So as to be improved circuit resistance component dispersiveness ability, improve circuit stability and reliability based on PSPICE's
Analog circuit dispersiveness optimization method.
In order to solve the above technical problems, technical scheme proposed by the present invention is：A kind of analog circuit based on PSPICE point
Property optimization method is dissipated, is comprised the following steps：
S1. artificial circuit is built, and builds the transmission function of the key characteristic index of the artificial circuit；
S2. sensitivity analysis is carried out to the artificial circuit, it is determined that influenceing the Primary Component of the key characteristic index；
S3. first round emulation is carried out, the first round simulation value of artificial circuit key characteristic index is obtained, the first round imitates
True value includes the input value and output valve of key characteristic index；
S4. the function between the key characteristic index and the Primary Component is determined；
S5. robust error estimator is carried out to the function, determines average, the specification upper limit of the key characteristic index
Value, specification lower limit；
S6. optimize the parameter of the Primary Component according to the average, carry out the second wheel emulation, obtain artificial circuit crucial
Second wheel simulation value of characteristic index, the yield rate of the artificial circuit is determined according to the described second wheel simulation value；
S7. when the yield rate meets default Judging index, step S8 is jumped to；Otherwise, step S2 is jumped to；
S8. to the artificial circuit carry out Smoke analyses, judged according to Smoke analysis results be in the artificial circuit
It is no to there is the device for having received stress, exist, change the derating factor of the device, otherwise repeat step S8 is emulated
The design parameter of circuit, completes artificial circuit design.
As a further improvement on the present invention, the step of artificial circuit is built described in step S1 includes：With PSPICE AA
Model library is as benchmark model storehouse, and selector builds artificial circuit from the benchmark model storehouse, and supplements the device
Tolerance information.
As a further improvement on the present invention, the specific step of the Primary Component of influence key characteristic index is determined in step S2
Suddenly it is：According to the sensitivity analysis result, each device is ranked up with the disturbance degree of the critical index, with the shadow
The device that loudness is in the range of predetermined order is Primary Component.
As a further improvement on the present invention, the predetermined order scope is the scope that disturbance degree is first 5 to 10.
As a further improvement on the present invention, the number of times of the first round emulation is no less than 100 times.
As a further improvement on the present invention, step S4 specific steps include：N is selected from the first round simulation value
Group sample, the key characteristic index and the key are determined by response phase method or random response method or chaos polynomial method
Function between device, as shown in formula (1)：
Y=F (X) (1)
In formula (1), Y is the output valve of the key characteristic index of the artificial circuit, and F (X) is the function, X=[X1,
X2…Xk], Xi, i=1,2 ..., k is i-th of Primary Component.
As a further improvement on the present invention, the value of the N is more than or equal to 20.
As a further improvement on the present invention, step S5 specific steps include：Robust Optimization model is built, such as formula
(2) shown in：
In formula (2), σYFor key characteristic index Y standard deviation, μYFor key characteristic index Y average, YLFor Y specification
Lower limit, YUFor the Y specification upper limit,For the average of i-th of Primary Component, D.V is design variable；
The mean μ of the key characteristic index is determined according to the Robust Optimization modelY, specification higher limit YU, under specification
Limit value YL。
As a further improvement on the present invention, when step S6 optimizes the parameter of the Primary Component according to the average, protect
The variance for demonstrate,proving the Primary Component is constant.
As a further improvement on the present invention, the number of times of the second wheel emulation is no less than 1000 times, the artificial circuit
Yield rate fall into the probability of [specification lower limit, specification higher limit] scope for the average of the second wheel simulation value.
Compared with prior art, the advantage of the invention is that：
1st, the invention provides a kind of solution of circuit key characteristic index dispersiveness, refer to for circuit key characteristic
The problems such as excessive dispersiveness, parameter drift is marked, carries out sensitivity analysis, identifies which component is contributed the dispersiveness of circuit
It is maximum；Then carry out robust error estimator, on the premise of circuit key characteristic desired value meets set technical specification, disperse
Property minimum, best performance；Carry out yield analysis, counting circuit is on the premise of existing device tolerance, and circuit is after manufacture
Yield rate, so as to development hold product dispersed level；Finally carry out Smoke analyses, should to existing
The device of power carries out design of Reducing Rating, improves the ability of circuit resistance component dispersiveness, and improves the stability of circuit and reliable
Property.
Brief description of the drawings
Fig. 1 is specific embodiment of the invention schematic flow sheet.
Embodiment
Below in conjunction with Figure of description and specific preferred embodiment, the invention will be further described, but not therefore and
Limit the scope of the invention.
As shown in figure 1, the dispersed optimization method of the analog circuit based on PSPICE of the present embodiment, step is：S1. build
Artificial circuit, and build the transmission function of the key characteristic index of the artificial circuit；S2. the artificial circuit is carried out sensitive
Degree analysis, it is determined that influenceing the Primary Component of the key characteristic index；S3. first round emulation is carried out, artificial circuit is obtained crucial
The first round simulation value of characteristic index, the first round simulation value includes the input value and output valve of key characteristic index；S4. it is true
Fixed function between the key characteristic index and the Primary Component；S5. robust error estimator is carried out to the function, really
Average, specification higher limit, the specification lower limit of the fixed key characteristic index；S6. the crucial device is optimized according to the average
The parameter of part, carries out the second wheel emulation, the second wheel simulation value of artificial circuit key characteristic index is obtained, according to the described second wheel
Simulation value determines the yield rate of the artificial circuit；S7. when the yield rate meets default Judging index, step is jumped to
S8；Otherwise, step S2 is jumped to；S8. Smoke analyses are carried out to the artificial circuit, according to judging Smoke analysis results
With the presence or absence of the device of stress has been received in artificial circuit, exist, change the derating factor of the device, repeat step S8,
Otherwise the design parameter of artificial circuit is obtained, artificial circuit design is completed.
In the present embodiment, the step of artificial circuit is built described in step S1 includes：Using PSPICE AA model libraries as
Benchmark model storehouse, selector builds artificial circuit from the benchmark model storehouse, and supplements the device according to device handbook
Tolerance information.Build after artificial circuit, in the transmission function of probe window creation key characteristic indexs, key characteristic refers to
Mark includes but is not limited to the indexs such as gain, bandwidth, time delay.By building the transmission function of key characteristic index, carrying out
Key characteristic refers to target value when each emulation can be obtained during emulation.
In the present embodiment in step S2, sensitivity analysis is carried out to constructed artificial circuit, and according to described sensitive
Analysis result is spent, each device is ranked up from high to low with the disturbance degree of the critical index, is in the disturbance degree
Device in the range of predetermined order is Primary Component.Predetermined order scope is the scope that disturbance degree is first 5 to 10.
In the present embodiment, first round emulation, first round emulation are carried out by Monte Carlo simulation method to artificial circuit
Number of times be no less than 100 times.A Monte Carlo simulation is often carried out, the input value of one group of key characteristic index can be obtained and defeated
Go out value, that is, obtain one group of sample, it is that can obtain 100 groups of samples to carry out 100 Monte Carlo simulations.
In the present embodiment, select N group samples from 100 groups of samples of the first round simulation value, N value more than etc.
20, the key characteristic index and the Primary Component are determined by response phase method or random response method or chaos polynomial method
Between function, as shown in formula (1)：
Y=F (X) (1)
In formula (1), Y is the output valve of the key characteristic index of the artificial circuit, and F (X) is the function, X=[X1,
X2…Xk], Xi, i=1,2 ..., k is i-th of Primary Component.
In the present embodiment, step S5 specific steps include：Robust Optimization model is built, as shown in formula (2)：
In formula (2), σYFor key characteristic index Y standard deviation, μYFor key characteristic index Y average, YLFor Y specification
Lower limit, YUFor the Y specification upper limit,For the average of i-th of Primary Component, D.V is design variable (design
variables)；The mean μ of the key characteristic index is determined according to the Robust Optimization modelY, specification higher limit YU, rule
Model lower limit YL.Pass through the constraints of Robust Optimization model, it may be determined that by specification lower limit YLWith specification higher limit YUStructure
Into scope [YL,YU], and determine the average of Primary Component.With ginseng of the average of Primary Component to Primary Component in artificial circuit
Number is optimized, and make it that the variance of Primary Component is constant, updates artificial circuit.And carry out Monte Carlo simulation again, i.e.,
Two wheel emulation, the number of times of the second wheel emulation is no less than 1000 times.The second wheel simulation value of artificial circuit key characteristic index is obtained,
Second wheel simulation value includes the input value and output valve of key characteristic index, and calculates the second average for taking turns simulation value.Pass through meter
The average for calculating 1000 group of second wheel simulation value falls into the probability of [specification lower limit, specification higher limit] scope, that is, obtains emulation electricity
The yield rate on road.When the genuine piece rate of artificial circuit meets default qualification determination standard, artificial circuit is carried out at next step
Reason, otherwise, jumps to step S2 and carries out sensitivity analysis to artificial circuit again, into new round process of optimization.
In the present embodiment, when the genuine piece rate of artificial circuit meets default qualification determination standard, to the emulation electricity
Road carries out Smoke, and (Smoke analyses are the proprietary analysis tools in software, as the term suggests exactly " smoldering " is analyzed, study circuit device
Whether part, which can bear excessive heat, electricity, is answered, and if more than, just carries out the design of Reducing Rating of response) analysis, analyzed according to Smoke
As a result judge in the artificial circuit with the presence or absence of the device of stress has been received, exist, change the drop volume of the device because
Son, progress targetedly drop volume processing, with the ability for the resistance component dispersiveness for improving circuit, otherwise repeat step S8 obtains
To the design parameter of artificial circuit, design parameter is exported, artificial circuit design is completed.
A kind of solution of circuit key characteristic index dispersiveness is present embodiments provided, is referred to for circuit key characteristic
The problems such as excessive dispersiveness, parameter drift is marked, carries out sensitivity analysis, identifies which component is contributed the dispersiveness of circuit
It is maximum；Then carry out robust error estimator, on the premise of circuit key characteristic desired value meets set technical specification, disperse
Property minimum, best performance；By carrying out yield analysis, counting circuit is on the premise of existing device tolerance, and circuit is by system
Yield rate after making, so as to hold the dispersed level of product in development；Finally carry out Smoke analyses, to existing
The device of overstress carries out design of Reducing Rating, improves the ability of circuit resistance component dispersiveness, and improve circuit stability and
Reliability.
Above-mentioned simply presently preferred embodiments of the present invention, not makees any formal limitation to the present invention.Although of the invention
It is disclosed above with preferred embodiment, but it is not limited to the present invention.Therefore, it is every without departing from technical solution of the present invention
Content, according to the technology of the present invention essence to any simple modifications, equivalents, and modifications made for any of the above embodiments, all should fall
In the range of technical solution of the present invention protection.
Claims (10)
1. a kind of dispersed optimization method of the analog circuit based on PSPICE, it is characterised in that comprise the following steps：
S1. artificial circuit is built, and builds the transmission function of the key characteristic index of the artificial circuit；
S2. sensitivity analysis is carried out to the artificial circuit, it is determined that influenceing the Primary Component of the key characteristic index；
S3. first round emulation is carried out, the first round simulation value of artificial circuit key characteristic index, the first round simulation value is obtained
Input value and output valve including key characteristic index；
S4. the function between the key characteristic index and the Primary Component is determined；
S5. robust error estimator is carried out to the function, determines the average, specification higher limit, rule of the key characteristic index
Model lower limit；
S6. optimize the parameter of the Primary Component according to the average, carry out the second wheel emulation, obtain artificial circuit key characteristic
Second wheel simulation value of index, the yield rate of the artificial circuit is determined according to the described second wheel simulation value；
S7. when the yield rate meets default Judging index, step S8 is jumped to；Otherwise, step S2 is jumped to；
S8. Smoke analyses are carried out to the artificial circuit, judges whether deposited in the artificial circuit according to Smoke analysis results
The device of stress is being received, is being existed, the derating factor of the device is changed, otherwise repeat step S8 obtains artificial circuit
Design parameter, complete artificial circuit design.
2. the dispersed optimization method of the analog circuit based on PSPICE according to claim 1, it is characterised in that step S1
Described in build artificial circuit the step of include：Using PSPICE AA model libraries as benchmark model storehouse, from the benchmark model storehouse
Middle selector builds artificial circuit, and supplements the tolerance information of the device.
3. the dispersed optimization method of the analog circuit based on PSPICE according to claim 2, it is characterised in that step S2
It is middle to determine to influence concretely comprising the following steps for the Primary Component of key characteristic index：According to the sensitivity analysis result, closed with described
The disturbance degree of key index is ranked up to each device, using device of the disturbance degree in the range of predetermined order as crucial device
Part.
4. the dispersed optimization method of the analog circuit based on PSPICE according to claim 3, it is characterised in that：It is described pre-
If it is the scope of first 5 to 10 that sequencing horizon, which is disturbance degree,.
5. the dispersed optimization method of the analog circuit based on PSPICE according to claim 4, it is characterised in that：Described
The number of times of one wheel emulation is no less than 100 times.
6. the dispersed optimization method of the analog circuit based on PSPICE according to claim 3 or 4 or 5, it is characterised in that
Step S4 specific steps include：N group samples are selected from the first round simulation value, pass through response phase method or random response
Method or chaos polynomial method determine the function between the key characteristic index and the Primary Component, as shown in formula (1)：
Y=F (X) (1)
In formula (1), Y is the output valve of the key characteristic index of the artificial circuit, and F (X) is the function, X=[X1,X2…
Xk], Xi, i=1,2 ..., k is i-th of Primary Component.
7. the dispersed optimization method of the analog circuit based on PSPICE according to claim 6, it is characterised in that the N
Value be more than or equal to 20.
8. the dispersed optimization method of the analog circuit based on PSPICE according to claim 7, it is characterised in that step S5
Specific steps include：Robust Optimization model is built, as shown in formula (2)：
<mrow>
<mfenced open = "{" close = "">
<mtable>
<mtr>
<mtd>
<mrow>
<mi>min</mi>
<mo>:</mo>
<msub>
<mi>&sigma;</mi>
<mi>Y</mi>
</msub>
</mrow>
</mtd>
</mtr>
<mtr>
<mtd>
<mtable>
<mtr>
<mtd>
<mrow>
<mi>s</mi>
<mo>.</mo>
<mi>t</mi>
<mo>.</mo>
</mrow>
</mtd>
<mtd>
<mrow>
<msub>
<mi>Y</mi>
<mi>L</mi>
</msub>
<mo>&le;</mo>
<msub>
<mi>&mu;</mi>
<mi>Y</mi>
</msub>
<mo>&le;</mo>
<msub>
<mi>Y</mi>
<mi>U</mi>
</msub>
</mrow>
</mtd>
</mtr>
</mtable>
</mtd>
</mtr>
<mtr>
<mtd>
<mrow>
<mi>D</mi>
<mo>.</mo>
<mi>V</mi>
<mo>=</mo>
<mo>&lsqb;</mo>
<msub>
<mi>&mu;</mi>
<msub>
<mi>X</mi>
<mn>1</mn>
</msub>
</msub>
<mo>,</mo>
<msub>
<mi>&mu;</mi>
<msub>
<mi>X</mi>
<mn>2</mn>
</msub>
</msub>
<mo>,</mo>
<mi>L</mi>
<mo>,</mo>
<msub>
<mi>&mu;</mi>
<msub>
<mi>X</mi>
<mi>k</mi>
</msub>
</msub>
<mo>&rsqb;</mo>
</mrow>
</mtd>
</mtr>
</mtable>
</mfenced>
<mo>-</mo>
<mo>-</mo>
<mo>-</mo>
<mrow>
<mo>(</mo>
<mn>2</mn>
<mo>)</mo>
</mrow>
</mrow>
1
In formula (2), σYFor key characteristic index Y standard deviation, μYFor key characteristic index Y average, YLFor Y specification lower limit,
YUFor the Y specification upper limit,For the average of i-th of Primary Component, D.V is design variable；
The mean μ of the key characteristic index is determined according to the Robust Optimization modelY, specification higher limit YU, specification lower limit
YL。
9. the dispersed optimization method of the analog circuit based on PSPICE according to claim 8, it is characterised in that：Step S6
When optimizing the parameter of the Primary Component according to the average, it is ensured that the variance of the Primary Component is constant.
10. the dispersed optimization method of the analog circuit based on PSPICE according to claim 9, it is characterised in that：It is described
The number of times of second wheel emulation is no less than 1000 times, and the yield rate of the artificial circuit falls into [rule for the average of the second wheel simulation value
Model lower limit, specification higher limit] scope probability.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710282178.3A CN107239594B (en) | 2017-04-26 | 2017-04-26 | Analog circuit dispersibility optimization method based on PSPICE |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710282178.3A CN107239594B (en) | 2017-04-26 | 2017-04-26 | Analog circuit dispersibility optimization method based on PSPICE |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107239594A true CN107239594A (en) | 2017-10-10 |
| CN107239594B CN107239594B (en) | 2020-11-27 |
Family
ID=59984253
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710282178.3A Active CN107239594B (en) | 2017-04-26 | 2017-04-26 | Analog circuit dispersibility optimization method based on PSPICE |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107239594B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112541318A (en) * | 2020-12-10 | 2021-03-23 | 成都博思微科技有限公司 | Optimal design method for improving isolation of packaging substrate |
| CN115048885A (en) * | 2022-08-12 | 2022-09-13 | 阿里巴巴（中国）有限公司 | Circuit design parameter adjusting method and device, electronic equipment and storage medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1868131A (en) * | 2003-12-17 | 2006-11-22 | 株式会社电装 | Activation signal output circuit |
| US20110018726A1 (en) * | 2008-10-03 | 2011-01-27 | Universal Security Instruments, Inc. | Dynamic Alarm Sensitivity Adjustment and Auto-Calibrating Smoke Detection |
| CN102027475A (en) * | 2008-02-21 | 2011-04-20 | 明导公司 | Identifying the cause of a yield excursion through the statistical analysis of scan diagnosis results |
| CN102314522A (en) * | 2010-06-30 | 2012-01-11 | 中国科学院微电子研究所 | Design optimization method for analog integrated circuit |
| CN103955579A (en) * | 2014-04-28 | 2014-07-30 | 天津大学仁爱学院 | Simulation/radio frequency integrated circuit design method based on SPICE software |
| CN106529090A (en) * | 2016-12-12 | 2017-03-22 | 中国航天标准化研究所 | Evaluation method of reliability of aerospace electronic product |
-
2017
- 2017-04-26 CN CN201710282178.3A patent/CN107239594B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1868131A (en) * | 2003-12-17 | 2006-11-22 | 株式会社电装 | Activation signal output circuit |
| CN102027475A (en) * | 2008-02-21 | 2011-04-20 | 明导公司 | Identifying the cause of a yield excursion through the statistical analysis of scan diagnosis results |
| US20110018726A1 (en) * | 2008-10-03 | 2011-01-27 | Universal Security Instruments, Inc. | Dynamic Alarm Sensitivity Adjustment and Auto-Calibrating Smoke Detection |
| CN102314522A (en) * | 2010-06-30 | 2012-01-11 | 中国科学院微电子研究所 | Design optimization method for analog integrated circuit |
| CN103955579A (en) * | 2014-04-28 | 2014-07-30 | 天津大学仁爱学院 | Simulation/radio frequency integrated circuit design method based on SPICE software |
| CN106529090A (en) * | 2016-12-12 | 2017-03-22 | 中国航天标准化研究所 | Evaluation method of reliability of aerospace electronic product |
Non-Patent Citations (2)
| Title |
|---|
| 周桂法 等: ""电路关键特性的分散性研究"", 《机车电传动》 * |
| 陈诚: ""基于关键元器件退化的模拟电路行为分析及模型建立"", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112541318A (en) * | 2020-12-10 | 2021-03-23 | 成都博思微科技有限公司 | Optimal design method for improving isolation of packaging substrate |
| CN115048885A (en) * | 2022-08-12 | 2022-09-13 | 阿里巴巴（中国）有限公司 | Circuit design parameter adjusting method and device, electronic equipment and storage medium |
| CN115048885B (en) * | 2022-08-12 | 2022-11-15 | 阿里巴巴（中国）有限公司 | Circuit design parameter adjusting method and device, electronic equipment and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107239594B (en) | 2020-11-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Parshani et al. | Epidemic threshold for the susceptible-infectious-susceptible model on random networks | |
| CN107093022B (en) | Small sample evaluation method for reliability of high-confidence explosive product | |
| Krasnobayev et al. | A method for increasing the reliability of verification of data represented in a residue number system | |
| Baltar et al. | Use of multiobjective particle swarm optimization in water resources management | |
| CN101814160A (en) | RBF neural network modeling method based on feature clustering | |
| CN106529090A (en) | Evaluation method of reliability of aerospace electronic product | |
| CN113054651B (en) | Network topology optimization method, device and system | |
| CN107239594A (en) | A kind of dispersed optimization method of the analog circuit based on PSPICE | |
| CN113422695B (en) | Optimization method for improving robustness of topological structure of Internet of things | |
| CN102436529B (en) | Modeling method for metal oxide semiconductor (MOS) transistor reliability statistics models distributed based on Weibull | |
| CN107979431A (en) | The method, apparatus and equipment of frequency spectrum perception based on Riemann's intermediate value | |
| CN106156852A (en) | A kind of Gauss overlap kernel impulse response estimation method | |
| CN102567190B (en) | Automatic test case generating method and testing method based on weighted directed graphs of user use flows | |
| CN106027550A (en) | Defense strategy system analysis method and device | |
| CN105577432A (en) | Network packet loss probability prediction method based on correlation analysis | |
| CN103117823B (en) | Short wave channel model building method | |
| CN107220497A (en) | A kind of Circularity error evaluation method based on packet learning aid algorithm | |
| CN108322478B (en) | Attack and defense game-based website defense strategy selection method | |
| CN108833156B (en) | Evaluation method and system for simulation performance index of power communication network | |
| CN110581554A (en) | Power grid N-k fault analysis and screening method and device based on influence increment | |
| CN116305111A (en) | Primitive path embedding-based graph neural network android malicious software detection method | |
| CN107067036A (en) | A kind of ground net corrosion rate prediction method | |
| CN112750495A (en) | Prediction method for biological metabolic pathway based on neural network | |
| CN105762794B (en) | The distribution power system load flow calculation method and system of meter and synchronous phasor measurement unit | |
| CN111538652B (en) | Application control testing method and related equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |