CN107181395B - A kind of adjustable control circuit of turn-on time - Google Patents
A kind of adjustable control circuit of turn-on time Download PDFInfo
- Publication number
- CN107181395B CN107181395B CN201710589186.2A CN201710589186A CN107181395B CN 107181395 B CN107181395 B CN 107181395B CN 201710589186 A CN201710589186 A CN 201710589186A CN 107181395 B CN107181395 B CN 107181395B
- Authority
- CN
- China
- Prior art keywords
- turn
- connects
- hysteresis comparator
- output end
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims description 19
- 230000005611 electricity Effects 0.000 claims description 2
- 238000005516 engineering process Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 6
- 230000001276 controlling effect Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000009514 concussion Effects 0.000 description 2
- 238000007599 discharging Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
A kind of adjustable control circuit of turn-on time, belongs to electronic circuit technology field.Timing module exports different voltages value to the negative input end of the first hysteresis comparator and the positive input terminal of the second hysteresis comparator, make the output end of the first hysteresis comparator and the second hysteresis comparator, i.e. the R input of rest-set flip-flop, S input terminal control rest-set flip-flop by various combination mode, on the one hand rest-set flip-flop passes through the signal control counter work that QB output end exports, on the other hand the output signal OT_OUT of output control circuit feeds back to timing module by the signal that Q output exports to control the voltage change of timing module.The output voltage V1 of turn-on time adjustment module controls the positive input terminal voltage of the first hysteresis comparator to change turn-on time.The present invention can in accurately controlling switch power supply switching tube turn-on and turn-off.
Description
Technical field
The invention belongs to electronic circuit technology field, in particular to a kind of adjustable control circuit of turn-on time.
Background technique
In power switch circuit, power switch tube source-drain voltage or electric current usually will appear burr or concussion, to lead
It causes opening by mistake for power switch tube to open, accidentally turn off, causes the unstable and poor reliability of set meter systems, in order to solve this problem,
Turn-on time adjustment circuit is generallyd use in driving IC, thus to reduce burr and concussion.Traditional way is in circuit
Using the gate resistance of adjustment drive output or using the method for set time, since outer connecting resistance is compared with the variation of temperature
Greatly, therefore the method for adjustment gate resistance also brings along uncontrollable problem, simultaneously because the power of driving IC driving different model is opened
Guan Guan, therefore the problem of the method for set time can bring universality.
Based on this, a kind of adjustable control circuit of turn-on time is designed for power switch circuit, allows to adjust in real time
Whole turn-on time avoids the opening by mistake for power switch tube from opening and miss shutdown, to guaranteeing that circuit works normally, system stability has
Significance.
Summary of the invention
The purpose of the present invention proposes a kind of turn-on time control circuit aiming at the above problem, and according to circuit
Application requirement adjusts switching tube turn-on time, with the turn-on and turn-off of switching tube in accurately controlling switch power supply.
The technical solution of the present invention is as follows:
A kind of adjustable control circuit of turn-on time, including turn-on time adjustment module, timing module, the first phase inverter,
Second phase inverter, the first hysteresis comparator, the second hysteresis comparator, rest-set flip-flop and counter,
Turn-on time control terminal of the input terminal of the turn-on time adjustment module as the control circuit, enable end
Enable signal EN is connected, output end connects the positive input terminal of the first hysteresis comparator；
The input terminal of first phase inverter connects enable signal EN, and output end connects the enabled of the timing module
End, the output end of the timing module connect first hysteresis comparator negative input end and the second hysteresis comparator it is just defeated
Enter end, the enable end of the first hysteresis comparator connects enable signal EN, and output end connects the R input of rest-set flip-flop；
The negative input end of second hysteresis comparator connects the first reference voltage VREF1, and output end connects the S of rest-set flip-flop
Input terminal, the clear terminal of rest-set flip-flop connect enable signal EN, and Q output connects the control terminal of timing module, QB output
The input terminal of the second phase inverter of end connection, the input terminal of counter connect the output end of the second phase inverter, and output end is as institute
State the output end of control circuit；
Turn-on time adjustment module include first resistor R1, second resistance R2,3rd resistor R3, the 4th resistance R4,
First capacitor C1, the first current source I1, the second current source I2, third hysteresis comparator and data selector,
Input terminal of the one end first resistor R1 as turn-on time adjustment module, the other end connect the first current source
I1, the first data input pin of the negative input end of third hysteresis comparator and data selector are simultaneously followed by by second resistance R2
Ground；The positive input terminal of third hysteresis comparator connects the second reference voltage VREF2, and enable end connects enable signal EN, defeated
The address input end of outlet connection data selector；Second data input pin of data selector connects the second current source I2 and leads to
It is grounded after crossing 3rd resistor R3, output end connects one end of the 4th resistance R4, leads described in the other end conduct of the 4th resistance R4
The output end of logical time regulating module is simultaneously grounded by first capacitor C1.
Specifically, the timing module includes the first NMOS tube NM1, the second NMOS tube NM2, third NMOS tube NM3, the 4th
NMOS tube NM4, the first PMOS tube PM1, the second PMOS tube PM2, third PMOS tube PM3, third current source I3, third phase inverter and
Second capacitor C2,
The grid leak of first NMOS tube NM1 is shorted and connects third current source I3, the second NMOS tube NM2 and third NMOS tube
The drain electrode of the grid of NM3 and the 4th NMOS tube NM4, enable end of the grid of the 4th NMOS tube NM4 as the timing module；
The grid leak of first PMOS tube PM1 is shorted and connects the drain electrode and the second PMOS tube of the second NMOS tube NM2 and third PMOS tube PM3
The grid of PM2；Control terminal of the input terminal of third phase inverter as the timing module, output end connect third PMOS tube
The grid of PM3；The drain interconnection of second PMOS tube PM2 and third NMOS tube NM3 and output end as the timing module,
Two capacitor C2 connect between the output end and ground of the timing module；First PMOS tube PM1, the second PMOS tube PM2 and third
The source electrode of PMOS tube PM3 meets supply voltage, the first NMOS tube NM1, the second NMOS tube NM2, third NMOS tube NM3 and the 4th NMOS
The source electrode of pipe NM4 is grounded.
Specifically, the turn-on time control terminal of the control circuit is hanging when not needing to be adjusted turn-on time；
The connecting resistance outside the turn-on time control terminal of the control circuit when needing to be adjusted turn-on time.
The operation principle of the present invention is that:
Timing module export different voltages value to the first hysteresis comparator negative input end and the second hysteresis comparator just
Input terminal, makes the output end of the first hysteresis comparator and the second hysteresis comparator, i.e. the R input of rest-set flip-flop, S input terminal is pressed
Various combination mode controls rest-set flip-flop, on the one hand rest-set flip-flop passes through the signal control counter work that QB output end exports,
On the other hand the output signal OT_OUT of output control circuit feeds back to timing module by the signal that Q output exports to control
The voltage change of timing module processed.
When enable signal EN is high, timing module is started to work, and output voltage V2 constantly increases, when V2 is less than conducting
Between adjust the output voltage V1 of module and when less than the first reference voltage VREF1, rest-set flip-flop sets 0, and counter does not work, feedback
Its output voltage V2 is set to continue to increase to timing module；As timing module output voltage V2 constantly increases, when V2 is greater than first
Reference voltage VREF1 and be less than V1 when, state is constant；When voltage increases to V2 greater than V1, rest-set flip-flop sets 1, counter work
Make, feedback to timing module reduces its output voltage；When V2 is less than V1 and is greater than the first reference voltage VREF1, RS triggering
Device state remains unchanged；When V2 is less than VREF1, rest-set flip-flop sets 0 again.It constantly recycles in this manner, works as counter
When counting the full time, the output end OT_OUT of control circuit exports high level, shows to reach turn-on time.
The output voltage V1 of turn-on time adjustment module is changed by controlling the positive input terminal voltage of the first hysteresis comparator
Become turn-on time.When the turn-on time control terminal OT of control circuit is hanging, the negative input end voltage of third hysteresis comparator is
V4 (i.e. pressure drop on second resistance R2), it is low for exporting, and the output of data selector is the voltage V3 of the second input terminal, through filtering
Output voltage V1 after wave circuit；As connecting resistance R outside the turn-on time control terminal OT of control circuit, third hysteresis comparator is born
Input terminal voltage is the voltage that V4'(is (R+R1) ∥ R2), output is height, and the output of data selector is first input end
Voltage V4', the output voltage V1' after filter circuit.Control circuit provided by the invention can automatically detect turn-on time control
The whether outer connecting resistance of OT is held, to judge whether to need to be adjusted built-in turn-on time, if adopting without outer connecting resistance
With the turn-on time of default.
The output end of the control circuit passes through the grid of connection switch pipe after driving circuit, is opened by driving circuit control
The grid for closing pipe, to achieve the purpose that the turn-on and turn-off of switching tube in accurately controlling switch power supply.
The invention has the benefit that the present invention changes turn-on time using turn-on time control module, while by RS
The Q output feedback of trigger, for controlling timing, shields the influence that noise switchs metal-oxide-semiconductor, prevents MOS to timing module
Pipe accidentally turns off, and works normally circuit；In addition invention increases counters, meet requirement of the circuit to the time.
Detailed description of the invention
Fig. 1 is a kind of schematic diagram of the adjustable control circuit of turn-on time provided by the invention；
Fig. 2 is the structural schematic diagram of turn-on time adjustment module in the present invention；
Fig. 3 is the structural schematic diagram of timing module in embodiment.
Specific embodiment
The technical schemes of the invention are described in detail with reference to the accompanying drawing:
It is as shown in Figure 1 a kind of schematic diagram of the adjustable control circuit of turn-on time provided by the invention, including when conducting
Between adjust module, timing module, the first phase inverter, the second phase inverter, the first hysteresis comparator, the second hysteresis comparator, RS touching
Device and counter are sent out, the turn-on time adjusts turn-on time control terminal of the input terminal of module as the control circuit,
Enable end connects enable signal EN, and output end connects the positive input terminal of the first hysteresis comparator；First phase inverter it is defeated
Enter end connection enable signal EN, output end connects the enable end of the timing module, described in the output end connection of timing module
The positive input terminal of the negative input end of first hysteresis comparator and the second hysteresis comparator, the enable end connection of the first hysteresis comparator
Enable signal EN, output end connect the R input of rest-set flip-flop；The negative input end of second hysteresis comparator connects the first benchmark
Voltage VREF1, output end connect the S input terminal of rest-set flip-flop, and the clear terminal of rest-set flip-flop connects enable signal EN, and Q is defeated
Outlet connects the control terminal of timing module, and QB output end connects the input terminal of the second phase inverter, the input terminal connection of counter
The output end of second phase inverter, output end of the output end as the control circuit.
It is the structural schematic diagram of the turn-on time adjustment module in the present invention, including first resistor R1, second as shown in Figure 2
Resistance R2,3rd resistor R3, the 4th resistance R4, first capacitor C1, the first current source I1, the second current source I2, third sluggishness ratio
Compared with device and data selector, input terminal of the one end first resistor R1 as turn-on time adjustment module, other end connection the
One current source I1, the negative input end of third hysteresis comparator and data selector the first data input pin and pass through second resistance
It is grounded after R2；The positive input terminal of third hysteresis comparator connects the second reference voltage VREF2, and enable end connects enable signal
EN, output end connect the address input end of data selector；Second data input pin of data selector connects the second electric current
Source I2 and by being grounded after 3rd resistor R3, output end connects one end of the 4th resistance R4, and the other end of the 4th resistance R4 is made
The output end of module is adjusted for the turn-on time and is grounded by first capacitor C1.
The structural schematic diagram of the timing module in embodiment as shown in Figure 3, timing module include the first NMOS tube NM1,
Second NMOS tube NM2, third NMOS tube NM3, the 4th NMOS tube NM4, the first PMOS tube PM1, the second PMOS tube PM2, third
PMOS tube PM3, third current source I3, third phase inverter and the second capacitor C2, the grid leak of the first NMOS tube NM1 are shorted and connect
The drain electrode of three current source I3, the grid of the second NMOS tube NM2 and third NMOS tube NM3 and the 4th NMOS tube NM4, the 4th NMOS
Enable end of the grid of pipe NM4 as the timing module；The grid leak of first PMOS tube PM1 is shorted and connects the second NMOS tube
The grid of the drain electrode of NM2 and third PMOS tube PM3 and the second PMOS tube PM2；The input terminal of third phase inverter is as the meter
When module control terminal, output end connect third PMOS tube PM3 grid；Second PMOS tube PM2's and third NMOS tube NM3
Drain interconnection and output end as the timing module, the second capacitor C2 connect the output end and ground in the timing module
Between；The source electrode of first PMOS tube PM1, the second PMOS tube PM2 and third PMOS tube PM3 connect supply voltage, the first NMO S pipe NM1,
The source electrode of second NMOS tube NM2, third NMOS tube NM3 and the 4th NMOS tube NM4 ground connection.
The concrete operating principle of timing module in the present embodiment are as follows: timing module utilizes electricity when the second capacitor C2 charge and discharge
Bucklingization inputs different voltage to the first hysteresis comparator and the second hysteresis comparator, makes its output end, the i.e. R of rest-set flip-flop
Input terminal, S input terminal control rest-set flip-flop by various combination mode, on the one hand rest-set flip-flop passes through the signal that QB output end exports
On the other hand control counter work, the output signal OT_OUT of output control circuit are fed back by the signal that Q output exports
Timing module is returned to control second point capacitor C2 charging and discharging state.When enable signal EN is high, the reversed letter of enable signal EN
Number ENB be it is low, timing module is started to work, and is charged for the second capacitor C2, and the voltage V2 on the second capacitor C2 constantly increases, and works as V2
When less than V1 and less than the first reference voltage VREF1, rest-set flip-flop sets 0, and counter does not work, feedback into timing module the
The PMOS current mirror that three PMOS tube PM3 shutdown, the first PMOS tube PM1 and the second PMOS tube PM2 are constituted continues to the second capacitor C2
Charging；As voltage V2 constantly increases, when V2 is greater than the first reference voltage VREF1 and is less than V1, state is constant；When voltage increases
When being added to V2 greater than V1, rest-set flip-flop sets 1, and counter works feed back the third PMOS tube PM3 conducting into timing module, the
The PMOS current mirror that one PMOS tube PM1 and the second PMOS tube PM2 is constituted stops charging to the second capacitor C2, and the second capacitor C2 passes through
The electric discharge of NMOS current mirror, capacitance voltage V2 start to reduce；When V2 is less than V1 and is greater than the first reference voltage VREF1, RS triggering
Device state remains unchanged；When V2 is less than VREF1, rest-set flip-flop sets 0 again.It constantly recycles in this manner, works as counter
When counting the full time, the output end OT_OUT of control circuit exports high level, shows to reach turn-on time.
Those skilled in the art disclosed the technical disclosures can make various do not depart from originally according to the present invention
Various other specific variations and combinations of essence are invented, these variations and combinations are still within the scope of the present invention.
Claims (3)
1. a kind of adjustable control circuit of turn-on time, which is characterized in that including turn-on time adjustment module, timing module, the
One phase inverter, the second phase inverter, the first hysteresis comparator, the second hysteresis comparator, rest-set flip-flop and counter,
Turn-on time control terminal of the input terminal of the turn-on time adjustment module as the control circuit, enable end connection
Enable signal (EN), output end connect the positive input terminal of the first hysteresis comparator；
The input terminal of first phase inverter connects enable signal (EN), and output end connects the enable end of the timing module,
The output end of the timing module connects the negative input end of first hysteresis comparator and the positive input of the second hysteresis comparator
The enable end at end, the first hysteresis comparator connects enable signal (EN), and output end connects the R input of rest-set flip-flop；
The negative input end of second hysteresis comparator connects the first reference voltage (VREF1), and the S that output end connects rest-set flip-flop is defeated
Enter end, the clear terminal of rest-set flip-flop connects enable signal (EN), and Q output connects the control terminal of timing module, QB output
The input terminal of the second phase inverter of end connection, the input terminal of counter connect the output end of the second phase inverter, and output end is as institute
State the output end of control circuit；
The turn-on time adjustment module includes first resistor (R1), second resistance (R2), 3rd resistor (R3), the 4th resistance
(R4), first capacitor (C1), the first current source (I1), the second current source (I2), third hysteresis comparator and data selector,
Input terminal of the first resistor one end (R1) as turn-on time adjustment module, the other end connect the first current source
(I1), the first data input pin of the negative input end of third hysteresis comparator and data selector and by after second resistance (R2)
Ground connection；The positive input terminal of third hysteresis comparator connects the second reference voltage (VREF2), and enable end connects enable signal
(EN), the address input end of output end connection data selector；The second electricity of the second data input pin connection of data selector
Stream source (I2) is simultaneously grounded by 3rd resistor (R3) afterwards, and output end connects one end of the 4th resistance (R4), the 4th resistance (R4)
The other end as the turn-on time adjustment module output end and by first capacitor (C1) be grounded.
2. the adjustable control circuit of turn-on time according to claim 1, which is characterized in that the timing module includes the
One NMOS tube (NM1), the second NMOS tube (NM2), third NMOS tube (NM3), the 4th NMOS tube (NM4), the first PMOS tube
(PM1), the second PMOS tube (PM2), third PMOS tube (PM3), third current source (I3), third phase inverter and the second capacitor
(C2),
The grid leak of first NMOS tube (NM1) is shorted and connects third current source (I3), the second NMOS tube (NM2) and third NMOS tube
(NM3) drain electrode of grid and the 4th NMOS tube (NM4), the grid of the 4th NMOS tube (NM4) is as the timing module
Enable end；The grid leak of first PMOS tube (PM1) is shorted and connects the drain electrode of the second NMOS tube (NM2) and third PMOS tube (PM3)
And second PMOS tube (PM2) grid；Control terminal of the input terminal of third phase inverter as the timing module, output end
Connect the grid of third PMOS tube (PM3)；The drain interconnection of second PMOS tube (PM2) and third NMOS tube (NM3) and as institute
The output end of timing module is stated, the second capacitor (C2) connects between the output end and ground of the timing module；First PMOS tube
(PM1), the source electrode of the second PMOS tube (PM2) and third PMOS tube (PM3) connects supply voltage, and the first NMO S manages (NM1), second
The source electrode of NMOS tube (NM2), third NMOS tube (NM3) and the 4th NMOS tube (NM4) is grounded.
3. the adjustable control circuit of turn-on time according to claim 1, which is characterized in that when not needing to turn-on time
The turn-on time control terminal of the control circuit is hanging when being adjusted；The control when needing to be adjusted turn-on time
The outer connecting resistance of the turn-on time control terminal of circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710589186.2A CN107181395B (en) | 2017-07-19 | 2017-07-19 | A kind of adjustable control circuit of turn-on time |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710589186.2A CN107181395B (en) | 2017-07-19 | 2017-07-19 | A kind of adjustable control circuit of turn-on time |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107181395A CN107181395A (en) | 2017-09-19 |
| CN107181395B true CN107181395B (en) | 2019-03-29 |
Family
ID=59837982
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710589186.2A Expired - Fee Related CN107181395B (en) | 2017-07-19 | 2017-07-19 | A kind of adjustable control circuit of turn-on time |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107181395B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110752836B (en) * | 2019-09-11 | 2023-08-18 | 上海智浦欣微电子有限公司 | Signal control circuit and driving signal generation circuit |
| CN110708048B (en) * | 2019-12-16 | 2020-04-24 | 峰岹科技（深圳）有限公司 | Hysteresis comparator circuit |
| CN116760396B (en) * | 2023-07-28 | 2024-01-26 | 武汉景捷半导体有限公司 | Control circuit, method and system of bat and readable storage medium |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ITMI20120697A1 (en) * | 2012-04-27 | 2013-10-28 | Dora Spa | CONTROL CIRCUIT WITH HYSTERESIS OF A SWITCHING VOLTAGE REGULATOR |
| CN103401421B (en) * | 2013-07-30 | 2015-08-19 | 浙江大学 | A kind of control circuit of Boost converter |
| CN106899207B (en) * | 2017-05-10 | 2020-01-21 | 哈尔滨理工大学 | Improved constant on-time control method for high-transformation-ratio direct-current buck converter |
-
2017
- 2017-07-19 CN CN201710589186.2A patent/CN107181395B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN107181395A (en) | 2017-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107181395B (en) | A kind of adjustable control circuit of turn-on time | |
| CN108093528B (en) | Overvoltage protection circuit applied to LED driving chip | |
| CN104600963B (en) | Switching power supply output voltage dual-mode detection circuit | |
| CN104022634B (en) | A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof | |
| CN104466912B (en) | A kind of linear voltage regulator with short-circuit protection | |
| CN106597974B (en) | Control device and control method of external circuit breaker of electric energy meter | |
| CN109995331B (en) | Voltage stabilizing circuit with soft start protection | |
| CN106385186A (en) | Constant-voltage constant-current switching power source | |
| CN109991535A (en) | A kind of flash on-off control system and its input flash detection circuit | |
| CN115603407A (en) | Discharge control circuit, discharge control method and lithium battery high-side driving circuit | |
| CN109787596A (en) | Current foldback circuit, switch tube driving circuit and electrical equipment | |
| US20190363626A1 (en) | Switch circuit | |
| CN210985660U (en) | Anti-reverse-filling circuit | |
| CN110854961B (en) | Power-on impact current suppression circuit | |
| CN103368142B (en) | Direct current motor lock-rotor protection circuit and search lamp | |
| CN102006018B (en) | Opening control circuit used for AB class audio amplifier | |
| CN105871184B (en) | A kind of superhigh precision Overpower compensating circuit | |
| CN106787636A (en) | The synchronous commutating control circuit of compatible CCM mode of operations | |
| CN102237856A (en) | Pulse width filter | |
| CN210376577U (en) | SiC MOSFET grid fault diagnosis system and analog circuit | |
| CN106291064B (en) | Closed-loop voltage detection system | |
| CN109393573A (en) | New electronic cigarette control system | |
| CN204615621U (en) | The identification circuit of fault-signal | |
| CN208939826U (en) | Level switch module suitable for power management | |
| CN210370995U (en) | Ignition driving module and ignition driving circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20190329 |