CN107133129B - Method for realizing ARM platform to open FRB-2timer in BDK program stage - Google Patents

Method for realizing ARM platform to open FRB-2timer in BDK program stage Download PDF

Info

Publication number
CN107133129B
CN107133129B CN201710334140.6A CN201710334140A CN107133129B CN 107133129 B CN107133129 B CN 107133129B CN 201710334140 A CN201710334140 A CN 201710334140A CN 107133129 B CN107133129 B CN 107133129B
Authority
CN
China
Prior art keywords
program
bmc
frb
bdk
gpio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710334140.6A
Other languages
Chinese (zh)
Other versions
CN107133129A (en
Inventor
郭章平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhengzhou Yunhai Information Technology Co Ltd
Original Assignee
Zhengzhou Yunhai Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhengzhou Yunhai Information Technology Co Ltd filed Critical Zhengzhou Yunhai Information Technology Co Ltd
Priority to CN201710334140.6A priority Critical patent/CN107133129B/en
Publication of CN107133129A publication Critical patent/CN107133129A/en
Application granted granted Critical
Publication of CN107133129B publication Critical patent/CN107133129B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14Error detection or correction of the data by redundancy in operation
    • G06F11/1402Saving, restoring, recovering or retrying
    • G06F11/1415Saving, restoring, recovering or retrying at system level
    • G06F11/1441Resetting or repowering

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)

Abstract

Compared with the prior art, the method for opening the FRB-2timer of the ARM platform in the BDK program phase can open the FRB-2timer in the BDK program phase of the ARM platform so that the FRB-2timer can protect the whole startup phase of the ARM platform, and when the BDK program is in crash, the FRB-2timer can be remedied.

Description

Method for realizing ARM platform to open FRB-2timer in BDK program stage
Technical Field
The invention relates to the field of ARM platform server memories, in particular to a method for realizing that an ARM platform opens an FRB-2timer at a BDK program stage.
Background
In the special design of the ARM platform, a boot program is mainly divided into two parts, namely a BDK program and a UEFI BIOS program, the BDK program is executed firstly, and then the UEFI BIOS program is executed, wherein the UEFI BIOS program is divided into four stages of SEC, PEI, DXE and BDS according to the execution flow, and the X86 platform has no BDK program and only has the UEFI BIOS program. Generally, on an X86 platform, an FRB-2timer (watchdog, watchdog clock, mainly used for generating a probability of downtime in a boot stage, automatically restarting, and making a system try to enter the system next time) is opened by an IPMI command in UEFI BIOS, this ensures that the FRB-2timer protects substantially the entire boot-up phase, however, as the starting programs in the ARM platform are the BDK program and the UEFIBIOS program, and the BDK program is executed first, the BDK program basically occupies half of the starting time, therefore, it is necessary to turn on the FRB-2timer in the BDK program, so that when the BDK program goes down, FRB-2timer can remedy, but in current designs, the BDK program has not supported IPMI protocol, therefore, the BDK program has no way to send IPMI command to BMC to open FRB-2timer, and can only inform BMC by other means.
Disclosure of Invention
The invention provides a method for opening an FRB-2timer in a BDK program stage by an ARM platform.
The technical task of the invention is realized in the following way, the method is that two GPIOs on a CPU are connected with two GPIOs on a BMC, the GPIO of the CPU is output to be high level at the initial stage of starting the BDK program to execute, the BMC program thread polls the state of the GPIO at the BMC end, if the GPIO is pulled high, an FRB-2timer is opened, the two GPIOs on the CPU are pulled low at the rear stage of the BDK program, the levels of the two corresponding GPIOs at the BMC end are also lowered, and the BMC program thread closes the FRB-2 timer.
The GPIO of the CPU is set as an output end, and the GPIO on the BMC is set as an input end.
The specific operation steps are as follows:
step 1) two GPIO output ends are connected out from a CPU end, wherein the two GPIO output ends are GPIO11 and GPIO12 respectively and correspondingly connected into two GPIO input ends on a BMC respectively, and the two GPIO output ends are GPIO11 and GPIO12 respectively;
step 2) the BDK program sets the state values of GPIO11 and GPIO12 in the starting process, and outputs GPIO11 and GPIO12 of the CPU as high level;
step 3), the BMC polling program judges the state values of the GPIO11 and the GPIO 12;
step 4), the GPIO11 and the GPIO12 are both high, the FRB-2timer is opened, otherwise, the FRB-2timer is not opened;
step 5), the BDK program pulls down the levels of the GPIO11 and the GPIO12 on the CPU at the later stage, and the levels of the two corresponding GPIOs at the BMC end are also lowered;
step 6) the BMC poll procedure turns off FRB-2 timer.
Compared with the prior art, the method for opening the FRB-2timer of the ARM platform in the BDK program phase can open the FRB-2timer in the BDK program phase of the ARM platform, so that the FRB-2timer can protect the whole startup phase of the ARM platform, and the FRB-2timer can be remedied when the BDK program is in a shutdown phenomenon.
Drawings
FIG. 1 is a flow chart of an implementation method for opening an FRB-2timer in a BDK program phase by an ARM platform.
FIG. 2 is a connection diagram of the CPU and the BMC.
Detailed Description
Example 1:
the method for opening the FRB-2timer in the BDK program phase of the ARM platform is that two GPIOs on a CPU are connected with two GPIOs on a BMC, the GPIO of the CPU is set as an output end, and the GPIO on the BMC is set as an input end; in the initial stage of starting up the BDK program and starting execution, the GPIO output of the CPU is in a high level, the BMC program thread polls the state of the GPIO at the BMC end, the FRB-2timer is opened when the fact that the GPIO is pulled high is found, the two GPIOs on the CPU are pulled low in the rear stage of the BDK program, the levels of the two corresponding GPIOs at the BMC end can be lowered, and the BMC program thread closes the FRB-2 timer.
Example 2:
the method for opening the FRB-2timer in the BDK program phase by the ARM platform comprises the following specific operation steps:
step 1) two GPIO output ends are connected out from a CPU end, wherein the two GPIO output ends are GPIO11 and GPIO12 respectively and correspondingly connected into two GPIO input ends on a BMC respectively, and the two GPIO output ends are GPIO11 and GPIO12 respectively;
step 2) the BDK program sets the state values of GPIO11 and GPIO12 in the starting process, and outputs GPIO11 and GPIO12 of the CPU as high level;
step 3), the BMC polling program judges the state values of the GPIO11 and the GPIO 12;
step 4), the GPIO11 and the GPIO12 are both high, the FRB-2timer is opened, otherwise, the FRB-2timer is not opened;
step 5), the BDK program pulls down the levels of the GPIO11 and the GPIO12 on the CPU at the later stage, and the levels of the two corresponding GPIOs at the BMC end are also lowered;
step 6) the BMC poll procedure turns off FRB-2 timer.
The present invention can be easily implemented by those skilled in the art from the above detailed description. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the basis of the disclosed embodiments, a person skilled in the art can combine different technical features at will, thereby implementing different technical solutions.

Claims (2)

1. A realization method for opening an FRB-2timer by an ARM platform in a BDK program phase is characterized in that two GPIOs on a CPU are connected with two GPIOs on a BMC, the GPIOs of the CPU are output to be high level in the initial stage of starting the BDK program to be executed, the BMC program thread polls the state of the GPIO at the BMC end, the FRB-2timer is opened when the GPIO is pulled high, the two GPIOs on the CPU are pulled low in the rear stage of the BDK program, the levels of the two corresponding GPIOs at the BMC end are also lowered, and the BMC program thread closes the FRB-2 timer;
the specific operation steps are as follows:
step 1) two GPIO output ends are connected out from a CPU end, wherein the two GPIO output ends are GPIO11 and GPIO12 respectively and correspondingly connected into two GPIO input ends on a BMC respectively, and the two GPIO output ends are GPIO11 and GPIO12 respectively;
step 2) the BDK program sets the state values of GPIO11 and GPIO12 in the starting process, and outputs GPIO11 and GPIO12 of the CPU as high level;
step 3), the BMC polling program judges the state values of the GPIO11 and the GPIO 12;
step 4), the GPIO11 and the GPIO12 are both high, the FRB-2timer is opened, otherwise, the FRB-2timer is not opened;
step 5), the BDK program pulls down the levels of the GPIO11 and the GPIO12 on the CPU at the later stage, and the levels of the two corresponding GPIOs at the BMC end are also lowered;
step 6) the BMC poll procedure turns off FRB-2 timer.
2. The method of claim 1, wherein the GPIO of the CPU is set as an output terminal and the GPIO of the BMC is set as an input terminal.
CN201710334140.6A 2017-05-12 2017-05-12 Method for realizing ARM platform to open FRB-2timer in BDK program stage Active CN107133129B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710334140.6A CN107133129B (en) 2017-05-12 2017-05-12 Method for realizing ARM platform to open FRB-2timer in BDK program stage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710334140.6A CN107133129B (en) 2017-05-12 2017-05-12 Method for realizing ARM platform to open FRB-2timer in BDK program stage

Publications (2)

Publication Number Publication Date
CN107133129A CN107133129A (en) 2017-09-05
CN107133129B true CN107133129B (en) 2020-03-06

Family

ID=59731534

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710334140.6A Active CN107133129B (en) 2017-05-12 2017-05-12 Method for realizing ARM platform to open FRB-2timer in BDK program stage

Country Status (1)

Country Link
CN (1) CN107133129B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7496800B2 (en) * 2005-06-06 2009-02-24 Denso Corporation Malfunction monitoring method and system
CN102567177A (en) * 2010-12-25 2012-07-11 鸿富锦精密工业(深圳)有限公司 System and method for detecting error of computer system
CN102591728A (en) * 2011-01-11 2012-07-18 研祥智能科技股份有限公司 Method for starting up computer and basic input output system (BIOS) automatic restoring circuit
CN104408000A (en) * 2014-12-05 2015-03-11 浪潮集团有限公司 Method for preventing conflict in health information read of BIOS (Basic Input Output System) and BMC (Baseboard Management Controller) on Feiteng server
CN104424044A (en) * 2013-09-06 2015-03-18 鸿富锦精密工业(深圳)有限公司 Server system
CN106250725A (en) * 2016-08-02 2016-12-21 浪潮电子信息产业股份有限公司 A kind of ARM platform prevents the method that UEFI program is illegally transplanted

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7496800B2 (en) * 2005-06-06 2009-02-24 Denso Corporation Malfunction monitoring method and system
CN102567177A (en) * 2010-12-25 2012-07-11 鸿富锦精密工业(深圳)有限公司 System and method for detecting error of computer system
CN102591728A (en) * 2011-01-11 2012-07-18 研祥智能科技股份有限公司 Method for starting up computer and basic input output system (BIOS) automatic restoring circuit
CN104424044A (en) * 2013-09-06 2015-03-18 鸿富锦精密工业(深圳)有限公司 Server system
CN104408000A (en) * 2014-12-05 2015-03-11 浪潮集团有限公司 Method for preventing conflict in health information read of BIOS (Basic Input Output System) and BMC (Baseboard Management Controller) on Feiteng server
CN106250725A (en) * 2016-08-02 2016-12-21 浪潮电子信息产业股份有限公司 A kind of ARM platform prevents the method that UEFI program is illegally transplanted

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
基于DM642的看门狗电路设计与应用;刘发志等;《舰船电子工程》;20081231;第121页 *

Also Published As

Publication number Publication date
CN107133129A (en) 2017-09-05

Similar Documents

Publication Publication Date Title
US8429390B2 (en) Method for performing quick boot and general boot at bios stage
US20170039075A1 (en) Rapid start up method for electronic equipment
US8171276B2 (en) Minimal startup mode for performing multiple-reboot configuration
CN108228374B (en) Equipment fault processing method, device and system
CN112667266B (en) Firmware upgrading method, device, equipment and storage medium
CN107291510B (en) Rapid starting method for Linux vehicle-mounted information system
US8271770B2 (en) Computer motherboard with automatically adjusted hardware parameter value
CN103345434B (en) The data back up method of a kind of display device and device
CN108037932B (en) SPI-NAND configuration file acquisition method and device
CN112835839A (en) PCIe interface device enumeration method, PCIe interface device enumeration apparatus, PCIe interface device and PCIe interface storage medium
WO2016183916A1 (en) Dual card switching method and device
CN115481070A (en) PCIE equipment scanning method, device and medium
CN105430503A (en) Starting method and device of digital television
CN107133129B (en) Method for realizing ARM platform to open FRB-2timer in BDK program stage
CN107547277B (en) Method for realizing virtualization control board and network communication equipment
CN106951292B (en) Method and device for modifying static options in BIOS
US8245075B2 (en) Overclocking CPU with stepwise increase in frequency by BIOS gaining control upon interrupt generated at predetermined intervals
CN105653495A (en) Dual-processor electronic device and rapid power boot method thereof
WO2024007800A1 (en) Cloud terminal system upgrade method and apparatus, and cloud terminal and storage medium
WO2019100704A1 (en) Starting method for multi-mode iot device, multi-mode iot device, and storage medium
TW201441932A (en) Processing devices and system program updating methods
CN106293620B (en) The method of parameter in intel detection of platform Flash Rom
CN106681761B (en) Interactive upgrading method and system
CN111142949B (en) Information processing method and electronic equipment
CN103235728A (en) Mounting method and device for presetting third party appliances in Android terminal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant