CN107133129A - A kind of ARM platforms open FRB 2timer implementation method in the BDK program phases - Google Patents
A kind of ARM platforms open FRB 2timer implementation method in the BDK program phases Download PDFInfo
- Publication number
- CN107133129A CN107133129A CN201710334140.6A CN201710334140A CN107133129A CN 107133129 A CN107133129 A CN 107133129A CN 201710334140 A CN201710334140 A CN 201710334140A CN 107133129 A CN107133129 A CN 107133129A
- Authority
- CN
- China
- Prior art keywords
- gpio
- bdk
- frb
- bmc
- gpio11
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1441—Resetting or repowering
Abstract
The invention discloses the implementation method that a kind of ARM platforms open FRB 2timer in the BDK program phases; compared to the prior art a kind of ARM platforms of the present invention open FRB 2timer implementation method in the BDK program phases; the timer of FRB 2 can be opened in the BDK program phases of ARM platforms; so that the timer of FRB 2 can protect the whole start-up phase of ARM platforms; when BDK programs delay the phenomenon of machine, the timer of FRB 2 can be remedied.
Description
Technical field
The present invention relates to ARM Platform Server memory areas, specifically a kind of ARM platforms are in the BDK program phases
Open FRB-2timer implementation method.
Background technology
In the special project design of ARM platforms, boot program is classified largely into two parts, BDK programs and UEFI BIOS journeys
Sequence, first carries out BDK programs, then performs UEFI BIOS programs, and wherein UEFI BIOS programs are divided into again according to the flow of execution
SEC, PEI, DXE, BDS four-stage, and X86 platforms do not have BDK programs, only UEFI BIOS programs.Typically in X86 platforms
On be all that FRB-2 timer are opened by IPMI orders in UEFI BIOS(A kind of watchdog, house dog clock, mainly
For in several forthright machine phenomenons of delaying of start-up phase, restarting automatically, system is allowed to attempt to enter system next time), so substantially can
Ensure that FRB-2 timer protect whole start-up phase, but be due to that boot program is BDK programs and UEFI in ARM platforms
BIOS program, and BDK programs are first carried out, BDK programs occupy the half of available machine time substantially, so necessary in BDK journeys
FRB-2 timer are turned in sequence, so as to BDK programs delay the phenomenon of machine when, FRB-2 timer can be remedied, but
In current design, BDK programs do not support IPMI protocol also, so BDK programs have no idea to send IPMI orders to BMC,
Allow it to open FRB-2 timer, BMC can only be notified in other way.
The content of the invention
The technical assignment of the present invention is to provide the realization side that a kind of ARM platforms open FRB-2timer in the BDK program phases
Method.
The technical assignment of the present invention realizes that this method is with two GPIO and BMC above CPU in the following manner
Two GPIO in face are connected, the initial stage for starting to perform in start BDK programs, and CPU GPIO is output as high level, BMC
Program threads poll BMC end GPIO state, it is found that GPIO is driven high, FRB-2 timer turned on, after BDK programs
Section, drags down two GPIO above CPU, and two GPIO level at corresponding BMC ends also can step-down, the closing of BMC program threads
FRB-2 timer。
The GPIO that described CPU GPIO is set on output end, BMC is set to input.
Concrete operation step is as follows:
Step 1)Two GPIO output ends are terminated out from CPU, and two GPIO output ends are respectively GPIO11 and GPIO12, right respectively
The two GPIO inputs that should be accessed above BMC, two GPIO output ends are respectively GPIO11 and GPIO12;
Step 2)BDK programs set GPIO11 and GPIO12 state value in start process, CPU GPIO11 and GPIO12
It is output as high level;
Step 3)BMC polling routines judge GPIO11 and GPIO12 state value;
Step 4)GPIO11 and GPIO12 are height, open FRB-2 timer, otherwise do not open;
Step 5)The BDK program later stages drag down the level of the GPIO11 and GPIO12 above CPU, two GPIO at corresponding BMC ends
Level also can step-down;
Step 6)BMC polling routines close FRB-2 timer.
A kind of ARM platforms of the present invention open FRB-2timer implementation method and prior art phase in the BDK program phases
Than FRB-2 timer can be opened in the BDK program phases of ARM platforms, so that FRB-2 timer can protect the whole of ARM platforms
Individual start-up phase, when BDK programs delay the phenomenon of machine, FRB-2 timer can be remedied.
Brief description of the drawings
Accompanying drawing 1 is a kind of implementing procedure figure for the implementation method that ARM platforms open FRB-2timer in the BDK program phases.
Accompanying drawing 2 is CPU and BMC annexation figure.
Embodiment
Embodiment 1:
The implementation method that the ARM platforms open FRB-2timer in the BDK program phases is with two GPIO and BMC above CPU
Two GPIO above are connected, and the GPIO that CPU GPIO is set on output end, BMC is set to input;In start BDK programs
Start the initial stage performed, CPU GPIO is output as high level, BMC program threads poll BMC end GPIO state, hair
Existing GPIO is driven high, and is turned on FRB-2 timer, in the back segment of BDK programs, two GPIO above CPU is dragged down, accordingly
BMC ends two GPIO level also can step-down, BMC program threads close FRB-2 timer.
Embodiment 2:
The implementation method concrete operation step that the ARM platforms open FRB-2timer in the BDK program phases is as follows:
Step 1)Two GPIO output ends are terminated out from CPU, and two GPIO output ends are respectively GPIO11 and GPIO12, right respectively
The two GPIO inputs that should be accessed above BMC, two GPIO output ends are respectively GPIO11 and GPIO12;
Step 2)BDK programs set GPIO11 and GPIO12 state value in start process, CPU GPIO11 and GPIO12
It is output as high level;
Step 3)BMC polling routines judge GPIO11 and GPIO12 state value;
Step 4)GPIO11 and GPIO12 are height, open FRB-2 timer, otherwise do not open;
Step 5)The BDK program later stages drag down the level of the GPIO11 and GPIO12 above CPU, two GPIO at corresponding BMC ends
Level also can step-down;
Step 6)BMC polling routines close FRB-2 timer.
By embodiment above, the those skilled in the art can readily realize the present invention.But should
Work as understanding, the present invention is not limited to above-mentioned several embodiments.On the basis of disclosed embodiment, the technology
The technical staff in field can be combined different technical characteristics, so as to realize different technical schemes.
Claims (3)
1. a kind of ARM platforms open FRB-2timer implementation method in the BDK program phases, it is characterised in that this method is to use
Two GPIO above CPU are connected with two GPIO above BMC, the initial stage for starting to perform in start BDK programs,
CPU GPIO is output as high level, and BMC program threads poll BMC end GPIO state finds that GPIO is driven high, turned on
FRB-2 timer, in the back segment of BDK programs, drag down two GPIO above CPU, two GPIO level at corresponding BMC ends
Also can step-down, BMC program threads closing FRB-2 timer.
2. a kind of ARM platforms according to claim 1 open FRB-2timer implementation method in the BDK program phases, its
It is characterised by, the GPIO that described CPU GPIO is set on output end, BMC is set to input.
3. a kind of ARM platforms according to claim 1 open FRB-2timer implementation method in the BDK program phases, its
It is characterised by, concrete operation step is as follows:
Step 1)Two GPIO output ends are terminated out from CPU, and two GPIO output ends are respectively GPIO11 and GPIO12, right respectively
The two GPIO inputs that should be accessed above BMC, two GPIO output ends are respectively GPIO11 and GPIO12;
Step 2)BDK programs set GPIO11 and GPIO12 state value in start process, CPU GPIO11 and GPIO12
It is output as high level;
Step 3)BMC polling routines judge GPIO11 and GPIO12 state value;
Step 4)GPIO11 and GPIO12 are height, open FRB-2 timer, otherwise do not open;
Step 5)The BDK program later stages drag down the level of the GPIO11 and GPIO12 above CPU, two GPIO at corresponding BMC ends
Level also can step-down;
Step 6)BMC polling routines close FRB-2 timer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710334140.6A CN107133129B (en) | 2017-05-12 | 2017-05-12 | Method for realizing ARM platform to open FRB-2timer in BDK program stage |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710334140.6A CN107133129B (en) | 2017-05-12 | 2017-05-12 | Method for realizing ARM platform to open FRB-2timer in BDK program stage |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107133129A true CN107133129A (en) | 2017-09-05 |
CN107133129B CN107133129B (en) | 2020-03-06 |
Family
ID=59731534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710334140.6A Active CN107133129B (en) | 2017-05-12 | 2017-05-12 | Method for realizing ARM platform to open FRB-2timer in BDK program stage |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107133129B (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7496800B2 (en) * | 2005-06-06 | 2009-02-24 | Denso Corporation | Malfunction monitoring method and system |
CN102567177A (en) * | 2010-12-25 | 2012-07-11 | 鸿富锦精密工业(深圳)有限公司 | System and method for detecting error of computer system |
CN102591728A (en) * | 2011-01-11 | 2012-07-18 | 研祥智能科技股份有限公司 | Method for starting up computer and basic input output system (BIOS) automatic restoring circuit |
CN104408000A (en) * | 2014-12-05 | 2015-03-11 | 浪潮集团有限公司 | Method for preventing conflict in health information read of BIOS (Basic Input Output System) and BMC (Baseboard Management Controller) on Feiteng server |
CN104424044A (en) * | 2013-09-06 | 2015-03-18 | 鸿富锦精密工业(深圳)有限公司 | Server system |
CN106250725A (en) * | 2016-08-02 | 2016-12-21 | 浪潮电子信息产业股份有限公司 | A kind of ARM platform prevents the method that UEFI program is illegally transplanted |
-
2017
- 2017-05-12 CN CN201710334140.6A patent/CN107133129B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7496800B2 (en) * | 2005-06-06 | 2009-02-24 | Denso Corporation | Malfunction monitoring method and system |
CN102567177A (en) * | 2010-12-25 | 2012-07-11 | 鸿富锦精密工业(深圳)有限公司 | System and method for detecting error of computer system |
CN102591728A (en) * | 2011-01-11 | 2012-07-18 | 研祥智能科技股份有限公司 | Method for starting up computer and basic input output system (BIOS) automatic restoring circuit |
CN104424044A (en) * | 2013-09-06 | 2015-03-18 | 鸿富锦精密工业(深圳)有限公司 | Server system |
CN104408000A (en) * | 2014-12-05 | 2015-03-11 | 浪潮集团有限公司 | Method for preventing conflict in health information read of BIOS (Basic Input Output System) and BMC (Baseboard Management Controller) on Feiteng server |
CN106250725A (en) * | 2016-08-02 | 2016-12-21 | 浪潮电子信息产业股份有限公司 | A kind of ARM platform prevents the method that UEFI program is illegally transplanted |
Non-Patent Citations (1)
Title |
---|
刘发志等: "基于DM642的看门狗电路设计与应用", 《舰船电子工程》 * |
Also Published As
Publication number | Publication date |
---|---|
CN107133129B (en) | 2020-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070260868A1 (en) | Booting an operating system in discrete stages | |
CN104572206A (en) | Application program self updating and backup recovery method | |
JP2016535329A (en) | Selective power management for pre-boot firmware updates | |
CN105373407A (en) | DSP and FPGA online upgrading method for embedded system | |
CN104035876A (en) | Method for implementing LINPACK cluster test in IB network environment based on PXE, SHELL and EXPECT | |
CN106980597B (en) | System-on-chip verification method and system | |
CN107145359A (en) | A kind of BMC changes the optimization method of BIOS option | |
CN104732151A (en) | Remote safety batch BIOS updating method under Linux system | |
WO2017219861A1 (en) | Method and device for controlling system start-up mode | |
US20210357532A1 (en) | Preemption of a container in a secure computation environment | |
CN108737499A (en) | server configuration method and device | |
US20200264895A1 (en) | Techniques for computing platform initialization | |
CN102902526A (en) | Automatic setting method for realizing BMC (Baseboard Management Controller) and IP (Internet Protocol) information through time delay | |
CN111163167A (en) | System installation method and device | |
US8245075B2 (en) | Overclocking CPU with stepwise increase in frequency by BIOS gaining control upon interrupt generated at predetermined intervals | |
CN102779060A (en) | Multi-time compression/decompression method of application program | |
EP2620876A1 (en) | Method and apparatus for data processing, pci-e bus system and server | |
CN107133129A (en) | A kind of ARM platforms open FRB 2timer implementation method in the BDK program phases | |
WO2024007800A1 (en) | Cloud terminal system upgrade method and apparatus, and cloud terminal and storage medium | |
CN109165037A (en) | A kind of program online updating method and system based on serial ports processor | |
WO2013056555A1 (en) | User terminal partitioning method, device and user terminal | |
CN106126303B (en) | Installation method, the apparatus and system of (SuSE) Linux OS | |
CN102981868A (en) | Method of achieving virtual machine batch deployment by utilizing cloud computing | |
TW201441932A (en) | Processing devices and system program updating methods | |
CN110417815A (en) | The method of Internet of Things cloud platform Unified Device protocol conversion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |