CN107111550B - 用于隐藏程序提取的页遗漏转换时延的方法和装置 - Google Patents

用于隐藏程序提取的页遗漏转换时延的方法和装置 Download PDF

Info

Publication number
CN107111550B
CN107111550B CN201580070019.6A CN201580070019A CN107111550B CN 107111550 B CN107111550 B CN 107111550B CN 201580070019 A CN201580070019 A CN 201580070019A CN 107111550 B CN107111550 B CN 107111550B
Authority
CN
China
Prior art keywords
address
address translation
translation
cache
entry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201580070019.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN107111550A (zh
Inventor
R·文卡塔苏布拉马尼安
O·奥洛罗德
B·P·H·拉玛拉萨德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN107111550A publication Critical patent/CN107111550A/zh
Application granted granted Critical
Publication of CN107111550B publication Critical patent/CN107111550B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1021—Hit rate improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/50—Control mechanisms for virtual memory, cache or TLB
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/654—Look-ahead translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G06F2212/681—Multi-level TLB, e.g. microTLB and main TLB

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
CN201580070019.6A 2014-12-22 2015-12-22 用于隐藏程序提取的页遗漏转换时延的方法和装置 Active CN107111550B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/579,654 2014-12-22
US14/579,654 US9514059B2 (en) 2014-12-22 2014-12-22 Hiding page translation miss latency in program memory controller by selective page miss translation prefetch
PCT/US2015/067525 WO2016106392A1 (en) 2014-12-22 2015-12-22 Hiding page translation miss latency in program memory controller by selective page miss translation prefetch

Publications (2)

Publication Number Publication Date
CN107111550A CN107111550A (zh) 2017-08-29
CN107111550B true CN107111550B (zh) 2020-09-01

Family

ID=56129570

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580070019.6A Active CN107111550B (zh) 2014-12-22 2015-12-22 用于隐藏程序提取的页遗漏转换时延的方法和装置

Country Status (5)

Country Link
US (1) US9514059B2 (enExample)
EP (1) EP3238073B1 (enExample)
JP (1) JP6718454B2 (enExample)
CN (1) CN107111550B (enExample)
WO (1) WO2016106392A1 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10049054B2 (en) * 2015-04-01 2018-08-14 Micron Technology, Inc. Virtual register file
US10379858B2 (en) * 2015-09-14 2019-08-13 Spreadtrum Hong Kong Limited Method and apparatus for executing conditional instruction predicated on execution result of predicate instruction
KR102701812B1 (ko) * 2016-07-27 2024-09-03 에스케이하이닉스 주식회사 휘발성 메모리를 캐쉬로 사용하는 비휘발성 메모리 시스템
US9673977B1 (en) 2016-09-15 2017-06-06 ISARA Corporation Refreshing public parameters in lattice-based cryptographic protocols
US10719451B2 (en) 2017-01-13 2020-07-21 Optimum Semiconductor Technologies Inc. Variable translation-lookaside buffer (TLB) indexing
US10565115B2 (en) * 2017-03-30 2020-02-18 Western Digital Technologies, Inc. Calculating the optimal number of LBNS to prefetch per CPU
US10929296B2 (en) * 2017-10-12 2021-02-23 Texas Instruments Incorporated Zero latency prefetching in caches
KR102151180B1 (ko) * 2017-11-20 2020-09-02 삼성전자주식회사 효율적인 가상 캐시 구현을 위한 시스템 및 방법
US10489305B1 (en) * 2018-08-14 2019-11-26 Texas Instruments Incorporated Prefetch kill and revival in an instruction cache
US10642742B2 (en) * 2018-08-14 2020-05-05 Texas Instruments Incorporated Prefetch management in a hierarchical cache system
CN111984318B (zh) 2019-05-22 2025-10-03 德克萨斯仪器股份有限公司 伪先进先出（fifo）标签线替换
US11113208B2 (en) * 2019-05-22 2021-09-07 Texas Instruments Incorporated Pseudo-first in, first out (FIFO) tag line replacement
US10977184B2 (en) * 2019-06-20 2021-04-13 Apical Limited and Arm Limited Managing memory access for convolutional neural networks
US11573802B2 (en) * 2019-10-23 2023-02-07 Texas Instruments Incorporated User mode event handling
US11704253B2 (en) 2021-02-17 2023-07-18 Microsoft Technology Licensing, Llc Performing speculative address translation in processor-based devices

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1487418A (zh) * 2002-09-05 2004-04-07 �Ҵ���˾ 远端直接存储器存取启用网络适配器的存储器管理卸载
CN1658172A (zh) * 2004-02-19 2005-08-24 国际商业机器公司 在分段操作系统中提供用于页面转换的预转换段的设备和方法
CN101490655A (zh) * 2006-07-14 2009-07-22 高通股份有限公司 在微处理器内指示异常触发页面的方法和系统
US20120198164A1 (en) * 2010-09-28 2012-08-02 Texas Instruments Incorporated Programmable Address-Based Write-Through Cache Control
US20140108766A1 (en) * 2012-10-17 2014-04-17 Advanced Micro Devices, Inc. Prefetching tablewalk address translations

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05298185A (ja) * 1992-04-17 1993-11-12 Fujitsu Ltd 仮想記憶方式および装置
US5778434A (en) 1995-06-07 1998-07-07 Seiko Epson Corporation System and method for processing multiple requests and out of order returns
JPH1040171A (ja) * 1996-07-24 1998-02-13 Sony Corp アドレス変換装置および方法
US6487640B1 (en) 1999-01-19 2002-11-26 International Business Machines Corporation Memory access request reordering to reduce memory access latency
EP1182569B8 (en) 2000-08-21 2011-07-06 Texas Instruments Incorporated TLB lock and unlock operation
US7054927B2 (en) * 2001-01-29 2006-05-30 Adaptec, Inc. File system metadata describing server directory information
US20060248279A1 (en) * 2005-05-02 2006-11-02 Al-Sukhni Hassan F Prefetching across a page boundary
JP4160589B2 (ja) * 2005-10-31 2008-10-01 富士通株式会社 演算処理装置，情報処理装置，及び演算処理装置のメモリアクセス方法
US9251048B2 (en) * 2012-10-19 2016-02-02 International Business Machines Corporation Memory page management

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1487418A (zh) * 2002-09-05 2004-04-07 �Ҵ���˾ 远端直接存储器存取启用网络适配器的存储器管理卸载
CN1658172A (zh) * 2004-02-19 2005-08-24 国际商业机器公司 在分段操作系统中提供用于页面转换的预转换段的设备和方法
CN101490655A (zh) * 2006-07-14 2009-07-22 高通股份有限公司 在微处理器内指示异常触发页面的方法和系统
US20120198164A1 (en) * 2010-09-28 2012-08-02 Texas Instruments Incorporated Programmable Address-Based Write-Through Cache Control
US20140108766A1 (en) * 2012-10-17 2014-04-17 Advanced Micro Devices, Inc. Prefetching tablewalk address translations

Also Published As

Publication number Publication date
EP3238073A4 (en) 2017-12-13
CN107111550A (zh) 2017-08-29
JP2018506776A (ja) 2018-03-08
EP3238073A1 (en) 2017-11-01
WO2016106392A1 (en) 2016-06-30
US20160179700A1 (en) 2016-06-23
JP6718454B2 (ja) 2020-07-08
EP3238073B1 (en) 2019-06-26
US9514059B2 (en) 2016-12-06

Similar Documents

Publication Publication Date Title
CN107111550B (zh) 用于隐藏程序提取的页遗漏转换时延的方法和装置
US9239735B2 (en) Compiler-control method for load speculation in a statically scheduled microprocessor
US9652392B2 (en) Using L1 cache as re-order buffer
US20220261245A1 (en) Predication methods for vector processors
US12499049B2 (en) Servicing CPU demand requests with inflight prefetches
US20230418605A1 (en) Vector load and duplicate operations
CN111213131B (zh) 高速缓存器中的零时延预提取
CN105718386B (zh) 程序存储器控制器中页面窗口的本地页面转换和许可存储
CN108139911A (zh) 在vliw处理器的同一执行包中使用有条件扩展槽的指令的有条件执行规格
JP5335440B2 (ja) オペランドの早期の条件付き選択
JP2009524167A5 (enExample)
US9652402B2 (en) Hiding page translation miss latency in program memory controller by next page prefetch on crossing page boundary
CN115858022A (zh) 集群化解码管线的可缩放切换点控制电路系统
US7996655B2 (en) Multiport execution target delay queue FIFO array
US20150019845A1 (en) Method to Extend the Number of Constant Bits Embedded in an Instruction Set
CN111984314A (zh) 使用位反转顺序的矢量存储
CN111984313A (zh) 矢量位转置
CN111984318A (zh) 伪先进先出（fifo）标签线替换

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant