CN107015847A - Electronic installation and its Working mode switching method - Google Patents

Electronic installation and its Working mode switching method Download PDF

Info

Publication number
CN107015847A
CN107015847A CN201610058755.6A CN201610058755A CN107015847A CN 107015847 A CN107015847 A CN 107015847A CN 201610058755 A CN201610058755 A CN 201610058755A CN 107015847 A CN107015847 A CN 107015847A
Authority
CN
China
Prior art keywords
hardware core
operating system
hardware
volatile memory
core
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610058755.6A
Other languages
Chinese (zh)
Inventor
张腾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ali Corp
Original Assignee
Ali Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ali Corp filed Critical Ali Corp
Priority to CN201610058755.6A priority Critical patent/CN107015847A/en
Publication of CN107015847A publication Critical patent/CN107015847A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/461Saving or restoring of program or task context

Abstract

A kind of electronic installation and its Working mode switching method.Methods described includes:Respectively the first operating system and the second operating system are run in the first hardware core of electronic installation and the second hardware core;In the normal mode of operation, the detecting of the first hardware core indicates to enter the standby signal of standby mode;First hardware core sends interrupt signal and the first reply data corresponding to the first running status of the first operating system is stored in the volatile memory of electronic installation, to respond standby signal;Second hardware core stores the second of the second running status of the second operating system and replys data in volatile memory, to respond the interrupt signal;And enter standby mode and in stand-by mode pause supply power to the first hardware core and the second hardware core.Thereby, the wake-up speed of electronic installation can be improved.

Description

Electronic installation and its Working mode switching method
Technical field
The invention relates to a kind of mode of operation handoff technique, and in particular to a kind of electronic installation and its work Mode switching method.
Background technology
In general, in order to improve the arithmetic speed of electronic installation, electronic installation may be provided with multiple hardware The System on Chip/SoC of core.Under the framework with many hardware cores, each hardware core can run one it is exclusive Operating system, and operating system can independent work or running coordinated with each other individually.In general, it is main (Master) The operational capability of hardware core can be higher than the operational capability from (Slave) hardware core, and therefore, main hardware core is often used To run main operating system, and from hardware core then to run secondary operating system.For example, main work Industry system is responsible for maintaining the overall operation of electronic installation or System on Chip/SoC, and secondary operating system then focuses on reinforcing system The specific function (for example, graphic plotting or specific hardware driving) of system chip.
Under the existing many hardware core frameworks of isomery, when electronic installation is waken up each time, it is required for from hardware core Again it is loaded into volatile memory and needs accent to carry out initialization program.Particularly, with System on Chip/SoC Design is increasingly complicated, and the initialization program from hardware core is increasingly huge, will certainly seriously tie down and wake up electronic installation Speed.
The content of the invention
In view of this, the present invention provides a kind of electronic installation and its Working mode switching method, can effectively improve many hardware The wake-up efficiency of core electron device.
One embodiment of the invention provides a kind of Working mode switching method, and it is applied to have volatile memory and many The electronic installation of individual hardware core, methods described includes:The first hardware core operation first in the hardware core Operating system, and the second hardware core the second operating system of operation in the hardware core;In normal work mould Under formula, the first hardware core detecting indicates to enter the standby signal of standby mode;First hardware core is sent Interrupt signal and the first reply data corresponding to the first running status of first operating system are stored in described Volatile memory, to respond the standby signal;Second hardware core stores the of second operating system The second of two running statuses replys data in the volatile memory, to respond the interrupt signal;And enter institute State standby mode and suspend under the standby mode and supply power to first hardware core and the second hardware core The heart.
Another embodiment of the present invention provides a kind of electronic installation, it include volatile memory, the first hardware core, Second hardware core and PMU.First hardware core is to run the first operating system and couple described Volatile memory.Second hardware core to run the second operating system and couple the volatile memory with First hardware core.The PMU is coupled to the volatile memory, first hardware core And second hardware core.Wherein, in the normal mode of operation, the first hardware core detecting, which indicates to enter, treats The standby signal of machine pattern.Wherein, first hardware core sends interrupt signal to the second hardware core, and will The first reply data corresponding to the first running status of first operating system are stored in the volatile memory, To respond the standby signal.Wherein, second hardware core is received after interrupt signal, will correspond to described second Second reply data of the second running status of operating system are stored in the volatile memory, to respond the interruption Signal.Wherein, after the standby mode is entered, the PMU pause supplies power to first hardware Core and second hardware core, so far only the PMU of low-power consumption intercepts working condition in low-power consumption, And volatile memory is also at low power consumpting state.
Based on above-mentioned, PMU can first start after standby signal is detected, first the first hardware core with The power supply of second hardware core, the first hardware core of electronic installation can will run shape corresponding to the first of its operating system State first reply data recovery in volatile memory and reset the second hardware core.And the second of electronic installation is hard The second running status that part core can store corresponding to its operating system second replys data in volatile memory, with Respond the interrupt signal.After standby mode is entered, first hardware core and the second hardware core meeting It is suspended power supply.Thereby, the data being stored in volatile memory are available for using when subsequently electronic installation is waken up. After the first hardware core is resumed power supply.Second hardware core determines whether to be restored back to come from standby mode, if Judgement is the discovery that the status data that the second hardware core only needs to be stored in volatile memory before recovering can be complete Efficiency is waken up into startup, and then with effectively improving many hardware core electronic installations of isomery.
For the features described above and advantage of the present invention can be become apparent, special embodiment below, and coordinate institute's accompanying drawings It is described in detail below.
Brief description of the drawings
Fig. 1 is the schematic diagram of the electronic installation according to depicted in one embodiment of the invention.
Fig. 2 is the flow chart of the Working mode switching method according to depicted in one embodiment of the invention.
Fig. 3 is the flow chart of Working mode switching method depicted according to another embodiment of the present invention.
Description of reference numerals
10:Electronic installation
11、12:Hardware core
13:Volatile memory
14:PMU
S201~S206, S301~S305:Step
Embodiment
Fig. 1 is the schematic diagram of the electronic installation according to depicted in one embodiment of the invention.Hereinafter, it is mentioned Coupling a word includes direct or indirect electric connection.
Fig. 1 is refer to, electronic installation 10 at least includes hardware core 11, hardware core 12, volatile memory 13 And PMU 14.Hardware core 11 is coupled to hardware core 12.12 points of hardware core 11 and hardware core Bao Han not at least one processor.
In the present embodiment, hardware core 11 is different from the hardware structure of hardware core 12.Hardware core 11 is electronics The main hardware core of device 10, and hardware core 12 is the secondary hardware core of electronic installation 10.For example, hardware The hardware computation ability of core 11 is higher than the hardware computation ability of hardware core 12.Or, in another embodiment, Hardware core 11 can also be with same or analogous hardware structure with hardware core 12 and can have identical hard Part operational capability.In addition, hardware core 11 independent work or tunable can be operated individually with hardware core 12.
Volatile memory 13 is coupled to hardware core 11 and hardware core 12 and is configured to temporarily store data.For example, easily The property lost memory 13 can include various types of random access memories (Random Access Memory, RAM). In the present embodiment, volatile memory 13 is independently of outside hardware core 11 and hardware core 12.However, In another embodiment, volatile memory 13 can also be configured in hardware core 11 and/or hardware core 12.This Outside, in one embodiment, volatile memory 13 can also combine nonvolatile memory (for example, fast flash memory bank Deng) be used together.
PMU 14 is coupled to hardware core 11, hardware core 12 and volatile memory 13.Power management Unit 14 is supplied to the power supply of hardware core 11, hardware core 12 and volatile memory 13 to manage.For example, PMU 14 can control the battery module (not illustrating) of electronic installation 11.Wherein, battery module may include electricity The power supply units such as pond.In the present embodiment, PMU 14 is independently of hardware core 11 and hardware core Outside 12.However, the present invention is not limited thereto, in other application, PMU 14 also may be included in In hardware core 11.
In the present embodiment, hardware core 11 belongs to heterogeneous polynuclear (Heterogeneous Multi-Core) with hardware core 12 Chip multiprocessors (Chip Multi-Processor, CMP) under framework.For example, this chip multiprocessors can be with Same process chip or circuit board are configured at volatile memory 13 and PMU 14.Or, volatibility Memory 13 and/or PMU 14 can also be included in this chip multiprocessors.In the present embodiment, Electronic installation 10 can refer to this chip multiprocessors or the process chip comprising this chip multiprocessors.Another In one embodiment, electronic installation 10 can also be running gear, tablet personal computer, notebook computer, desktop computer, The various electronic installation for including this chip multiprocessors such as box, multimedia player or intelligent television on numerical digit machine, and Its type is not limited to above-mentioned.
In the present embodiment, the operation of hardware core 11 has at least one operating system (being also known as the first operating system below), And hardware core 12 is then run at least one other operating system (being also known as the second operating system below).Wherein, First operating system is different from the second operating system.For convenience of description, it is with hardware core 11 and hardware core herein 12 Yun Hang not be exemplified by an exclusive operating system.For example, the first operating system that hardware core 11 is run is Linux operating systems, and the second operating system that hardware core 12 is run is then real time operating system (Real-Time Operating system,RTOS).However, in another embodiment, the number of hardware core 11 and hardware core 12 It can be more and can be used to run more operating systems.In addition, in another embodiment, the first operating system Can also be other kinds of operating system with the second operating system, for example, Microsoft's Window (Windows) or iOS operations System etc..
In operation, electronic installation 10 can be operated in normal mode of operation or standby mode after powering.In this implementation In example, standby mode can refer to the relatively low mode of operation of the power consumption such as power saving, sleep, dormancy, and normal work mould Formula is then the mode of operation higher relative to power consumption outside above-mentioned mode of operation.With advanced configuration and power supply interface Exemplified by (Advanced Configuration and Power Interface), standby mode can refer to S1 into S3 patterns Any one, and normal mode of operation then refers to S0 patterns.For example, in the normal mode of operation, hardware core 11, Most of electronic component in hardware core 12 and electronic installation 10 can normal operation and by normal power supply;And In stand-by mode, may only have volatile memory 13 with PMU 14 by normal power supply or with minimum work Make power voltage supply.
In the present embodiment, electronic installation 10 can first be in normal mode of operation after starting shooting.In the normal mode of operation, Hardware core 11 can be detected for indicating the standby signal into standby mode.For example, idle super in electronic installation 10 Cross a preset time (for example, 5 minutes) or receive user and grasped for the triggering of the power knob on electronic installation 10 After work, the basic input/output (Basic Input/Output System, BIOS) of electronic installation 10 can export this Standby signal.After this standby signal is detected, hardware core 11 can send an interrupt signal to hardware core 12 And one first reply data are stored in volatile memory 13, to respond this standby signal.Wherein, first time Complex data system correspond to the operating system (that is, the first operating system) run of hardware core 11 current operating conditions (with It is also known as the first running status down).After this interrupt signal is received, hardware core 12 can reply number by one second According to being stored in volatile memory 13, to respond this interrupt signal.Wherein, second data system is replied corresponding to hardware The current operating conditions for the operating system (that is, the second operating system) that core 12 is run are (following to be also known as the second operation shape State).After the first reply data and second to be replied to data storage to volatile memory 13, the meeting of electronic installation 10 Into standby mode.Therefore, PMU 14, which can suspend, supplies power to hardware core 11 and hardware core 12.
It is noted that the first reply data are to allow the Quick-return of hardware core 11 its operating system (that is, the One operating system) to the running status (that is, the first running status) entered before standby mode, and the second reply data are then To the operation for allowing its operating system (that is, the second operating system) of the Quick-return of hardware core 12 extremely to enter before standby mode State (that is, the second running status).Therefore, in stand-by mode, PMU 14 can continued power to volatile Property memory 13 with preserve the first reply data with second reply data.
In stand-by mode, PMU 14 can be detected electronic installation 10 to be waken up from standby mode One wake-up signal.For example, when the BIOS of electronic installation 10 is detected from a default input unit (for example, touching Control screen, slide-mouse, keyboard, Trackpad or power switch) input signal when, the BIOS of electronic installation 10 can be defeated Go out this wake-up signal.After this wake-up signal is detected, PMU 14 can restore electricity to hardware core 11 with hardware core 12, to respond this wake-up signal.After hardware core 11 is resumed power supply, the meeting of hardware core 11 Send a reset signal and the first reply data are read to hardware core 12 and from volatile memory 13, to respond This wake-up signal.After the first reply data are obtained, hardware core 11 it can be made according to this first reply data recovery The running status (that is, the first running status) that industry system (that is, the first operating system) extremely enters before standby mode.In addition, After hardware core 12 is resumed power supply, hardware core 12 receives this reset signal and from volatile memory 13 It is middle to read the second reply data, to respond this reset signal.After the second reply data are obtained, hardware core 12 Can be according to this second its operating system (that is, the second operating system) of reply data recovery to the operation entered before standby mode State (that is, the second running status).For example, the running status for the operating system replied may include that operating system is being entered Enter the system program opened before standby mode and/or application program, the system program opened and/or application program Execution state etc..
In one embodiment, after reset signal is received, hardware core 12 can also determine whether the second reply Whether data are stored in volatile memory 13.If the second reply data are stored in volatile memory 13, Hardware core 12 can reply the second running status of above-mentioned second operating system according to the second reply data.If conversely, The second reply data needed for hardware core 12 judges are not stored in volatile memory 13, then hardware core 12 The initialization program of the second operating system can be performed.In the initialization program of the second operating system, the second operating system Init state can be returned to.For example, init state can be equal to the second operating system after electronic installation 10 is started shooting Preset state.Particularly, total consuming time of this initialization program of the execution of hardware core 12 can be more than hardware core 12 reply the operating system of data recovery second to total consuming time of the second running status according to second.
In other words, in one embodiment, if electronic installation 10 to be switched to the journey of standby mode from normal mode of operation In sequence, have and positively reply data storage in volatile memory 13 by above-mentioned second and properly preserve, then subsequently In the program that electronic installation 10 is switched back into normal mode of operation from standby mode, hardware core 12 just can be according to guarantor The the second reply data that there is volatile memory 13 rapidly return back to previous running status;If conversely, by electricity Sub-device 10 is from normal mode of operation is switched to the program of standby mode, without positively by the above-mentioned second reply data It is stored in volatile memory 13, or in stand-by mode, second, which replys data, is not preserved (example properly Such as, electronic installation 10 causes the second reply Missing data by unexpected power-off or shutdown in the standby state), then after In the continuous program that electronic installation 10 is switched back into normal mode of operation from standby mode, hardware core 12 will be unable to from easy Read back the second reply data in the property lost memory 13.In this situation, hardware core 12 can perform the second operating system Initialization program so that the second operating system is returned back into init state, so as to ensure that electronic installation 10 still can be just Normal running.
In one embodiment, the first reply data being stored in volatile memory 13 have respectively with the second reply data There is a data label.Hardware core 11 can search corresponding in volatile memory 13 respectively with hardware core 12 Data label reply data come first needed for obtaining and reply data with second.
In one embodiment, if electronic installation 10 has more hardware cores, carried out in electronic installation 10 standby , all can be with for replying the reply data of running status for the operating system that each hardware core is run before pattern It is stored in volatile memory 13.When the standby mode to be left of electronic installation 10 enters normal mode of operation, It is previous rapidly to reply that this little hardware core can be utilized respectively the reply data being stored in volatile memory 13 Working condition.
Fig. 2 is the flow chart of the Working mode switching method according to depicted in one embodiment of the invention.
Fig. 2 is refer to, in step s 201, the first operating system is run in the first hardware core of electronic installation, and And run the second operating system in the second hardware core of electronic installation.In step S202, in the normal mode of operation, Detecting indicates to enter the standby signal of standby mode.In step S203, judge whether to detect standby signal.If it is not, Persistently detect standby signal.If detecting standby signal, in step S204, sent and interrupted by the first hardware core The first reply data corresponding to the first running status of the first operating system are simultaneously stored in volatile memory by signal In, to respond standby signal.In step S205, by the second hardware core by corresponding to the second of the second operating system Second reply data of running status are stored in volatile memory, to respond interrupt signal.In step S206, Electronic installation is set to enter standby mode, and pause supplies power to the first hardware core and the second hardware core in stand-by mode The heart.
Fig. 3 is the flow chart of Working mode switching method depicted according to another embodiment of the present invention.
Fig. 3 is refer to, in step S301, in stand-by mode, wake-up signal is persistently detected.In step S302 In, judge whether to detect wake-up signal.If it is not, persistently detecting wake-up signal.If detecting wake-up signal, in step In rapid S303, restore electricity to the first hardware core and the second hardware core.In step s 304, by the first hardware Core sends reset signal and replys the operating system of data recovery first according to be stored in volatile memory first First running status, to respond this wake-up signal.It is volatile according to being stored in by the second hardware core in step S305 Property memory second reply the operating system of data recovery second the second running status, to respond this reset signal.
In addition, in Fig. 3 another embodiment, after reset signal is detected, if the second hardware core judges the Two reply data are not stored in default volatile memory, then the second hardware core also can directly perform the second work The initialization program of industry system.But, it is noted that replying the second operation relative to using the second reply data The previous running status of system, the second hardware core may need more times to perform the initial of the second operating system Change program.
However, each step has been described in detail as above in Fig. 2 and Fig. 3, just repeat no more herein.It is worth noting that, Each step can be implemented as multiple procedure codes or circuit in Fig. 2 and Fig. 3, and the present invention is not any limitation as.For example, In a Fig. 1 embodiment,.Hardware core 11, hardware core 12 and PMU 14 can be individually comprising completions Functional module needed for corresponding function.In addition, Fig. 2 and Fig. 3 method can arrange in pairs or groups, above example is used, and also may be used To be used alone, the present invention is not any limitation as.
In summary, after standby signal is detected, the operation for the operating system run individually with multiple hardware cores The relevant reply data of state can be temporarily stored in volatile memory.Thereby, even if into after standby mode first Hardware core and the second hardware core are suspended power supply, when being intended to wake up electronic installation, the first hardware core and second Hardware core can rapidly return back to it according to reply data corresponding in volatile memory and enter before standby mode Working condition.Particularly, for the chip multiprocessors under heterogeneous polynuclear framework, the present invention more can effectively subtract The time that the secondary hardware core of major general is returned back to needed for normal operating conditions.
Although the present invention is disclosed above with embodiment, so it is not limited to the present invention, any art Middle tool usually intellectual, without departing from the spirit and scope of the present invention, when a little change and retouching can be made, therefore Protection scope of the present invention is worked as to be defined depending on the appended claims person of defining.

Claims (14)

1. a kind of Working mode switching method, it is adaptable to which the electronics with volatile memory and multiple hardware cores is filled Put, this method includes:
The first hardware core in those hardware cores runs the first operating system, and in those hardware cores Second hardware core runs the second operating system;
In the normal mode of operation, first hardware core detecting indicates to enter the standby signal of standby mode;
First hardware core sends interrupt signal and by corresponding to the of the first running status of first operating system One reply data are stored in the volatile memory, to respond the standby signal;
Second hardware core stores the second of the second running status of second operating system and replys data in the volatibility Memory, to respond the interrupt signal;And
Suspend into the standby mode and under the standby mode and supply power to first hardware core and the second hardware core The heart.
2. Working mode switching method as claimed in claim 1, it is characterised in that further include:
Under the standby mode, the PMU detecting wake-up signal of the electronic installation;
The PMU restores electricity to first hardware core and second hardware core to be believed with responding the wake-up Number;
First hardware core sends reset signal and according to the first reply data for being stored in the volatile memory First running status of first operating system is replied, to respond the wake-up signal;And
Second hardware core is according to the second reply data recovery the second operation system for being stored in the volatile memory Second running status of system, to respond the reset signal.
3. Working mode switching method as claimed in claim 2, it is characterised in that further include:
Second hardware core judges whether the second reply data are stored in the volatile memory;And
If it is determined that this second reply data be not stored in the volatile memory, second hardware core perform this second The initialization program of operating system.
4. Working mode switching method as claimed in claim 3, it is characterised in that second hardware core is performed should Total consuming time of initialization program is more than second hardware core according to the second reply data recovery the second operation system Total consuming time of second running status of system.
5. Working mode switching method as claimed in claim 1, it is characterised in that further include:
Under the standby mode, continued power to the volatile memory with preserve this first reply data with this second time Complex data.
6. Working mode switching method as claimed in claim 1, it is characterised in that first hardware core with this The chip multiprocessors that two hardware cores belong under heterogeneous polynuclear framework.
7. Working mode switching method as claimed in claim 6, it is characterised in that first operating system is Linux System, and second operating system is real time operating system.
8. a kind of electronic installation, including:
Volatile memory;
First hardware core, to run the first operating system and couple the volatile memory;
Second hardware core, to run the second operating system and couple the volatile memory and first hardware core; And
PMU, is coupled to the volatile memory, first hardware core and second hardware core,
Wherein, in the normal mode of operation, first hardware core detecting indicates to enter the standby signal of standby mode,
Wherein, first hardware core sends interrupt signal and will run shape corresponding to the first of first operating system First reply data of state are stored in the volatile memory, to respond the standby signal,
Wherein, second hardware core will reply data corresponding to the second of the second running status of second operating system The volatile memory is stored in, to respond the interrupt signal,
Wherein, after the standby mode is entered, PMU pause supplies power to first hardware core with being somebody's turn to do Second hardware core.
9. electronic installation as claimed in claim 8, it is characterised in that under the standby mode, the power management list Member detecting wake-up signal,
Wherein, the PMU restores electricity to first hardware core and second hardware core, is somebody's turn to do with responding Wake-up signal,
Wherein, first hardware core sends reset signal and according to being stored in this first time of the volatile memory Complex data replys first running status of first operating system, to respond the wake-up signal,
Wherein, second hardware core according to be stored in the volatile memory this second reply data recovery this second Second running status of operating system, to respond the reset signal.
10. electronic installation as claimed in claim 9, it is characterised in that second hardware core more judge this second Reply whether data are stored in the volatile memory,
Wherein, if it is determined that the second reply data are not stored in the volatile memory, second hardware core is more held The initialization program of row second operating system.
11. electronic installation as claimed in claim 10, it is characterised in that second hardware core performs the initialization Being somebody's turn to do according to the second reply data recovery second operating system more than second hardware core of total consuming time of program Total consuming time of second running status.
12. electronic installation as claimed in claim 8, it is characterised in that under the standby mode, the power management Unit continued power to the volatile memory with preserve this first reply data with this second reply data.
13. electronic installation as claimed in claim 8, it is characterised in that first hardware core and second hardware The chip multiprocessors that core belongs under heterogeneous polynuclear framework.
14. electronic installation as claimed in claim 13, it is characterised in that first operating system is linux system, And second operating system is real time operating system.
CN201610058755.6A 2016-01-28 2016-01-28 Electronic installation and its Working mode switching method Pending CN107015847A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610058755.6A CN107015847A (en) 2016-01-28 2016-01-28 Electronic installation and its Working mode switching method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610058755.6A CN107015847A (en) 2016-01-28 2016-01-28 Electronic installation and its Working mode switching method

Publications (1)

Publication Number Publication Date
CN107015847A true CN107015847A (en) 2017-08-04

Family

ID=59439144

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610058755.6A Pending CN107015847A (en) 2016-01-28 2016-01-28 Electronic installation and its Working mode switching method

Country Status (1)

Country Link
CN (1) CN107015847A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108040361A (en) * 2017-12-06 2018-05-15 上海麦腾物联网技术有限公司 A kind of method for managing power supply of cross-platform Internet of Things embedded system
CN115576258A (en) * 2022-12-08 2023-01-06 小米汽车科技有限公司 Vehicle chip system control method, system-on-chip and vehicle
CN115756622A (en) * 2022-12-01 2023-03-07 镁佳(北京)科技有限公司 Chip control method and chip

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102521002A (en) * 2010-12-22 2012-06-27 威盛电子股份有限公司 Dynamic and selective core disablement and reconfiguration in a multi-core processor
CN102708064A (en) * 2011-02-24 2012-10-03 微软公司 Multi-phase resume from hibernate
CN103677867A (en) * 2012-09-05 2014-03-26 珠海扬智电子科技有限公司 Electronic device rapidly recovering starting-up state, control unit and control method of electronic device
CN104020834A (en) * 2013-02-28 2014-09-03 株式会社东芝 Control device and control method
CN104412224A (en) * 2012-05-30 2015-03-11 先进微装置公司 Reinitalization of a processing system from volatile memory upon resuming from a low-power state
CN104778081A (en) * 2014-01-14 2015-07-15 仁宝电脑工业股份有限公司 Method for switching operating system and electronic device
CN105224454A (en) * 2015-09-25 2016-01-06 华为技术有限公司 A kind of adjustment method, polycaryon processor and commissioning device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102521002A (en) * 2010-12-22 2012-06-27 威盛电子股份有限公司 Dynamic and selective core disablement and reconfiguration in a multi-core processor
CN102708064A (en) * 2011-02-24 2012-10-03 微软公司 Multi-phase resume from hibernate
CN104412224A (en) * 2012-05-30 2015-03-11 先进微装置公司 Reinitalization of a processing system from volatile memory upon resuming from a low-power state
CN103677867A (en) * 2012-09-05 2014-03-26 珠海扬智电子科技有限公司 Electronic device rapidly recovering starting-up state, control unit and control method of electronic device
CN104020834A (en) * 2013-02-28 2014-09-03 株式会社东芝 Control device and control method
CN104778081A (en) * 2014-01-14 2015-07-15 仁宝电脑工业股份有限公司 Method for switching operating system and electronic device
CN105224454A (en) * 2015-09-25 2016-01-06 华为技术有限公司 A kind of adjustment method, polycaryon processor and commissioning device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108040361A (en) * 2017-12-06 2018-05-15 上海麦腾物联网技术有限公司 A kind of method for managing power supply of cross-platform Internet of Things embedded system
CN108040361B (en) * 2017-12-06 2021-03-19 上海麦腾物联网技术有限公司 Power management method of cross-platform Internet of things embedded system
CN115756622A (en) * 2022-12-01 2023-03-07 镁佳(北京)科技有限公司 Chip control method and chip
CN115756622B (en) * 2022-12-01 2024-04-09 镁佳(北京)科技有限公司 Chip control method and chip
CN115576258A (en) * 2022-12-08 2023-01-06 小米汽车科技有限公司 Vehicle chip system control method, system-on-chip and vehicle

Similar Documents

Publication Publication Date Title
CN102566739B (en) Multicore processor system and dynamic power management method and control device thereof
CN103765409A (en) Power efficient processor architecture
CA2172774A1 (en) Active power management for a computer system
CN102057344A (en) Sleep processor
CN102866934A (en) Dormancy and wake-up system for embedded device based on non-volatile random access memory
CN102693136A (en) Quick starting method and system for computer and starting system of computer
CN1530796A (en) Guiding method for speeding up operation system
CN104460925A (en) Power management implementation method based on ShenWei platform
US9110723B2 (en) Multi-core binary translation task processing
CN104081314A (en) Implementing power off state in computing device
CN102467217A (en) Synchronous obtaining method of power state
CN107015847A (en) Electronic installation and its Working mode switching method
CN102934086B (en) Multi-core processor system, electrical control method and power control program
TWI514128B (en) A method, apparatus, and system for energy efficiency and energy conservation including determining an optimal power state of the apparatus based on residency time of non-core domains in a power saving state
CN102736928B (en) Fast wake-up computer system method and computer system
TW201423400A (en) System and methods for DIMM-targeted power saving for hypervisor systems
CN104076892B (en) Power supply management method and power supply management system
US20110060923A1 (en) Port Power Control
TWI667569B (en) Computer wake-up method and computer power saving method
CN105068641A (en) Computer system standby/wake-up function realizing method
CN103970253B (en) Power-saving operation method and electronic device
CN101980103A (en) Power state management method and related computer system
CN103123463A (en) Method and device for controlling states of system
CN103246342B (en) Electronic equipment and method for managing power supply thereof
WO2017102038A1 (en) Method and arrangement for utilization of a processing arrangement

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170804