CN106919761A - A kind of two groups of methods of bus of high-speed communication in integrated circuit diagram - Google Patents
A kind of two groups of methods of bus of high-speed communication in integrated circuit diagram Download PDFInfo
- Publication number
- CN106919761A CN106919761A CN201710131149.7A CN201710131149A CN106919761A CN 106919761 A CN106919761 A CN 106919761A CN 201710131149 A CN201710131149 A CN 201710131149A CN 106919761 A CN106919761 A CN 106919761A
- Authority
- CN
- China
- Prior art keywords
- connecting lines
- bus connecting
- bus
- port
- groups
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Abstract
A kind of two groups of methods of bus of high-speed communication in integrated circuit diagram, including step：（1）Two groups of both port of origination of Bus connecting lines, terminating ports are specified, and judges the position relationship between both port of origination, terminating port；（2）Both port of origination is parallel with terminating port, trend and turning based on Bus connecting lines, connects Bus connecting lines；（3）Both port of origination is not parallel with terminating port, keeps the slope of Bus connecting lines, connects Bus connecting lines.Two groups of methods of bus of high-speed communication in integrated circuit diagram of the invention, user need to only respectively specify that initiating terminal and clearing end of two groups of ports of Bus connecting lines as generated connecting line, and provide minimum spacing, just can quickly complete the establishment of Bus connecting lines.
Description
Technical field
The present invention relates to integrated circuit diagram wiring technique field, quickly connect in more particularly to a kind of integrated circuit diagram
Lead to two groups of methods of bus.
Background technology
In IC Layout, placement-and-routing is a kind of extremely complex and cumbersome step.In wiring, generally
Two groups of buses that needs will be off（Abbreviation Bus connecting lines）Connection is got up.In the prior art, this is operated mostly
By manual operations, it is necessary to first create Bus connecting lines according to specified parameter, then place it in the position specified, whole process
It is not only cumbersome, and created Bus connecting lines are easily caused with port dislocation.Thus, hand layouts are difficult once just fast
Fastly two groups of parallel lines and two groups of non-flat lines accurately, are smoothly coupled together, and does not produce electrical rule checking mistake.
It is therefore proposed that a kind of two groups of methods of bus of high-speed communication in integrated circuit diagram, can facilitate user rapidly
Two groups of parallel or not parallel Bus connecting lines ports are coupled together, and meets electrical rule checking, improve the work of user
Efficiency, as problem demanding prompt solution.
The content of the invention
In order to solve the deficiency of prior art presence, it is an object of the invention to provide quick in a kind of integrated circuit diagram
Two groups of methods of bus are connected, user can be facilitated rapidly to connect two groups of parallel or not parallel Bus connecting lines ports
Get up, and meet electrical rule checking, improve the operating efficiency of user.
To achieve the above object, two groups of methods of bus of high-speed communication in the integrated circuit diagram that the present invention is provided, including
Following steps：
（1）Two groups of both port of origination of Bus connecting lines, terminating ports are specified, and judges the position between both port of origination, terminating port
Relation；（2）Both port of origination is parallel with terminating port, trend and turning based on Bus connecting lines, connects Bus connecting lines；（3）Rise
Top mouthful is not parallel with terminating port, keeps the slope of Bus connecting lines, connects Bus connecting lines.
Further, the step（1）Both port of origination, the terminating port of Bus connecting lines are specified, is to specify one group of Bus to connect
The a port of wiring is both port of origination or terminating port, then it is terminating port to specify another group of a port of Bus connecting lines
Or both port of origination.
Further, the trend of the Bus connecting lines, is the extended line of the initiating terminal of Bus connecting lines.
The connection Bus connecting lines, further include：Between two groups of Bus connecting lines ports, according to from top to bottom, from
Left-to-right order, is sequentially connected first Bus connecting line and remaining Bus connecting lines.
The connection Bus connecting lines, further include：When Bus connecting lines are connected, the line width of Bus connecting lines and its institute
Corresponding highway width is consistent.
The connection Bus connecting lines, further include：When a plurality of Bus connecting lines are connected, different Bus connecting lines it
Between, keep the minimum pitch value of Bus connecting lines.
The step（2）Further include：When two groups of Bus connecting lines ports are parallel and in same level, then without
Corner is needed, first initiating terminal and clearing end of Bus connecting lines is directly connected to；When two groups of Bus connecting lines ports are parallel but do not locate
When same level, then one or two corners are used, the initiating terminal and clearing end of first Bus connecting line are connected to one
Rise.
The step（3）Further include：The slope of Bus connecting lines is kept, extends two groups of extensions of Bus connecting lines port
Line forms Bus connecting lines up to there is intersection point.
Two groups of methods of bus of high-speed communication in integrated circuit diagram of the invention, user need to only respectively specify that two groups of Bus
The port of connecting line and provides minimum spacing as the initiating terminal and clearing end of generated connecting line, just can quickly complete Bus companies
The establishment of wiring.
The method of the invention can not only substantially reduce the workload of user, while user's craft can also be effectively prevented from
The problem of misalignment that operation brings, dramatically saves on Layout Design Engineer and huge cost is taken in arranging devices, effectively
Accelerate layout design, improve the efficiency of layout design.
Other features and advantages of the present invention will be illustrated in the following description, also, the partly change from specification
Obtain it is clear that or being understood by implementing the present invention.
Brief description of the drawings
Accompanying drawing is used for providing a further understanding of the present invention, and constitutes a part for specification, and with it is of the invention
Embodiment together, for explaining the present invention, is not construed as limiting the invention.In the accompanying drawings：
Fig. 1 is according to two groups of method flow diagrams of bus of high-speed communication in integrated circuit diagram of the invention；
Fig. 2 is to set dialog interface sectional drawing according to line of the invention；
Fig. 3 be according to Bus connecting lines port of the present invention be parallel port when selection Bus connecting lines initiating terminal and clearing end signal
Figure；
Fig. 4 is when according to Bus connecting lines port of the present invention being non-parallel port selection Bus connecting lines initiating terminal and clearing end show
It is intended to；
Fig. 5 be according to Bus connecting lines port of the invention be parallel port when generation Bus connecting lines schematic diagram；
Fig. 6 is the schematic diagram that Bus connecting lines are generated when Bus connecting lines port according to the present invention is non-parallel port.
Specific embodiment
The preferred embodiments of the present invention are illustrated below in conjunction with accompanying drawing, it will be appreciated that preferred reality described herein
Apply example to be merely to illustrate and explain the present invention, be not intended to limit the present invention.
Fig. 1 is that, according to two groups of method flow diagrams of bus of high-speed communication in integrated circuit diagram of the invention, will join below
Fig. 1 is examined, the method to two groups of buses of high-speed communication in integrated circuit diagram of the invention is described in detail.
In step 101, the initiating terminal and clearing end of Bus connecting lines are selected respectively in two groups of Bus connecting lines ports, and sentence
Position relationship between disconnected two groups of Bus connecting lines ports；
In this step, one group of a port of Bus connecting lines of selection then selects another group of Bus to connect as initiating terminal or clearing end
The a port of wiring is used as clearing end or initiating terminal.
In step 102, when initiating terminal and clearing end position relationship for it is parallel when, trend based on Bus connecting lines and turn
Point, connects Bus connecting lines between initiating terminal and clearing end；
Wherein, the trend of Bus connecting lines is the extended line of the initiating terminal of Bus connecting lines, is connected up since initiating terminal during wiring.
In the step, the detailed process for connecting Bus connecting lines is：
1）It is suitable according to from top to bottom, from left to right between two groups of Bus connecting lines ports based on the trend of Bus connecting lines
Sequence, is sequentially connected first Bus connecting line and remaining Bus connecting lines；
2）After first Bus connecting line of connection, first link information of Bus connecting lines is stored, adjusted during so as to follow-up line
Link position and spacing；
3）According to the minimum pitch value between first Bus connection line tracking and Bus connecting lines, Article 2 Bus connecting lines are determined
Track and flex point, so that second placement-and-routing of Bus connecting lines is completed, by that analogy, until being finally completed Bus connecting lines
Create.When connecting remaining Bus connecting lines, the minimum pitch value of Bus connecting lines is kept between different Bus connecting lines.
4）The line width of Bus connecting lines is consistent with the highway width corresponding to it.
In above process, when two groups of Bus connecting lines ports are parallel and in same level, then without corner, directly
First initiating terminal and clearing end of Bus connecting lines are connect in succession；When two groups of Bus connecting lines ports are parallel but are not at same level
During face, by with the Path of one or two corner（Line）Or Polygon（Broken line）By the initiating terminal of first Bus connecting line and
Clearing end links together.
Wherein, corner is by Constrain in technical papers（Constraints）Defined in process parameter value determine.Technique
Parameter value includes：The required metal level of wiring, the line width of different metal layer, the distance of initiating terminal and flex point, clearing end and flex point
Distance and turning the parameter such as angle.
And when the quantity of flex point is two, the first flex point is equal to Second Inflexion Point with the distance of Bus connecting line initiating terminals
With the distance of Bus connecting line clearing ends.
In step 103, when the position relationship of initiating terminal and clearing end is non-parallel, the slope of Bus connecting lines is kept,
Bus connecting lines are connected between initiating terminal and clearing end.
Wherein, the slope of Bus connecting lines depends on the distance between two groups of Bus connecting lines ports, and the nearlyer slope of distance is more
Greatly.
In the step, the slope of Bus connecting lines, two groups of extended lines of Bus connecting lines port of extension are kept until there is intersection point,
Generation Bus connecting lines.
In above process, the detailed process of generation Bus connecting lines is：
1）The slope of Bus connecting lines is kept, it is suitable according to from top to bottom, from left to right between two groups of Bus connecting lines ports
Sequence, sequentially generates first Bus connecting line and remaining Bus connecting lines；
2）After first Bus connecting line of generation, first link information of Bus connecting lines is stored, adjusted during so as to follow-up line
Link position and spacing；It is then determined that second extended line and intersection point of Bus connecting lines.
3）When generating remaining Bus connecting lines, the minimum pitch value of Bus connecting lines is kept between different Bus connecting lines.
4）When Bus connecting lines are generated, the line width of Bus connecting lines is consistent with the highway width corresponding to it.
With reference to specific embodiment, two groups of sides of bus of high-speed communication in integrated circuit diagram of the invention are illustrated
Method provides the user the process of convenient service：
1）In Connect Bus（Line is set）In dialog box, the connection of selection parallel port or non-parallel port connect.Fig. 2
It is that dialog interface sectional drawing is set according to line of the invention.
2）User first passes through the initiating terminal of mouse selection Bus connecting lines port, then selects Bus connecting lines port by mouse
Clearing end；Fig. 3 and Fig. 4 be respectively according to Bus connecting lines port of the present invention be parallel port and non-parallel port when select Bus
The schematic diagram of connecting line initiating terminal and clearing end；Wherein, the ports of Bus connecting lines shown in Fig. 3 are parallel port, shown in Fig. 4
Bus connecting lines port is non-parallel port.
3）Automatically generate Bus connecting lines.Fig. 5 and Fig. 6 are respectively Bus connecting lines port of the invention for parallel port
And the schematic diagram of Bus connecting lines is generated during non-parallel port.Wherein, the ports of Bus connecting lines shown in Fig. 5 are parallel port, Fig. 6
Shown in Bus connecting lines port be non-parallel port.
Two groups of methods of bus of high-speed communication in integrated circuit diagram of the invention, user need to only respectively specify that two groups of Bus
The port of connecting line just can quickly complete Bus connecting lines as the initiating terminal of generated connecting line, clearing end and minimum spacing
Create.
The method of the invention can not only substantially reduce the workload of user, while user's craft can also be effectively prevented from
The problem of misalignment that operation brings, dramatically saves on Layout Design Engineer and huge cost is taken in arranging devices, effectively
Accelerate layout design, improve the efficiency of layout design.
One of ordinary skill in the art will appreciate that：The foregoing is only the preferred embodiments of the present invention, and without
In the limitation present invention, although being described in detail to the present invention with reference to the foregoing embodiments, for those skilled in the art
For, it can still be modified to the technical scheme that foregoing embodiments are recorded, or which part technical characteristic is entered
Row equivalent.All any modification, equivalent substitution and improvements within the spirit and principles in the present invention, made etc., all should include
Within protection scope of the present invention.
Claims (8)
1. a kind of two groups of methods of bus of high-speed communication in integrated circuit diagram, it is characterised in that comprise the following steps：
（1）Two groups of both port of origination of Bus connecting lines, terminating ports are specified, and judges the position between both port of origination, terminating port
Relation；
（2）Both port of origination is parallel with terminating port, trend and turning based on Bus connecting lines, connects Bus connecting lines；
（3）Both port of origination is not parallel with terminating port, keeps the slope of Bus connecting lines, connects Bus connecting lines.
2. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that the step
Suddenly（1）Both port of origination, the terminating port of Bus connecting lines are specified, is to specify one group of a port of Bus connecting lines for both port of origination
Or terminating port, then it is terminating port or both port of origination to specify another group of a port of Bus connecting lines.
3. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that described
The trend of Bus connecting lines, is the extended line of the initiating terminal of Bus connecting lines.
4. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that the company
Bus connecting lines are connect, is further included：
Between two groups of Bus connecting lines ports, according to order from top to bottom, from left to right, first Bus connection is sequentially connected
Line and remaining Bus connecting lines.
5. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that the company
Bus connecting lines are connect, is further included：
When Bus connecting lines are connected, the line width of Bus connecting lines is consistent with the highway width corresponding to it.
6. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that the company
Bus connecting lines are connect, is further included：
When a plurality of Bus connecting lines are connected, between different Bus connecting lines, the minimum pitch value of Bus connecting lines is kept.
7. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that the step
Suddenly（2）Further include：
When two groups of Bus connecting lines ports are parallel and in same level, then without corner, it is directly connected to first Bus and connects
The initiating terminal and clearing end of wiring；
When two groups of Bus connecting lines ports are parallel but are not at same level, then one or two corners are used, by first
The initiating terminal and clearing end of Bus connecting lines link together.
8. two groups of methods of bus of high-speed communication in integrated circuit diagram according to claim 1, it is characterised in that the step
Suddenly（3）Further include：The slope of Bus connecting lines, two groups of extended lines of Bus connecting lines port of extension are kept until there is intersection point,
Form Bus connecting lines.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611251950 | 2016-12-30 | ||
| CN2016112519507 | 2016-12-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106919761A true CN106919761A (en) | 2017-07-04 |
Family
ID=59461836
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710131149.7A Pending CN106919761A (en) | 2016-12-30 | 2017-03-07 | A kind of two groups of methods of bus of high-speed communication in integrated circuit diagram |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106919761A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6438736B1 (en) * | 1999-04-15 | 2002-08-20 | Sycon Design, Inc. | Method for determining cleanup line routing for components of an integrated circuit |
| CN102867095B (en) * | 2012-09-20 | 2015-03-04 | 清华大学 | Bus wiring method |
-
2017
- 2017-03-07 CN CN201710131149.7A patent/CN106919761A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6438736B1 (en) * | 1999-04-15 | 2002-08-20 | Sycon Design, Inc. | Method for determining cleanup line routing for components of an integrated circuit |
| CN102867095B (en) * | 2012-09-20 | 2015-03-04 | 清华大学 | Bus wiring method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101957745B (en) | Method for converting ladder diagram language into structure text language | |
| CN107220036A (en) | A kind of visual development method and system of component and template | |
| CN107239617B (en) | Compact wiring method based on track in special-shaped layout | |
| CN101320396A (en) | Printed circuit board wiring processing method and system | |
| WO2011149074A1 (en) | Wire harness continuity inspection method, and wire harness continuity inspection program | |
| US8225268B2 (en) | Wiring design method for wiring board | |
| CN103970959A (en) | Circuit board wiring method and system | |
| CN106507580B (en) | A kind of PCB and signal transmission system | |
| CN101782931B (en) | Processing method and system of constraint areas of circuit board wiring | |
| CN106919761A (en) | A kind of two groups of methods of bus of high-speed communication in integrated circuit diagram | |
| CN105356449A (en) | Independent analysis method for transformer monitoring fault signals based on fault tree | |
| CN109740193A (en) | It is a kind of to automatically cut off the method and system for laminating silk-screen | |
| CN101201866A (en) | System and method for managing circuit laying document | |
| CN102789509B (en) | A kind of mark does not weld the method and system of device | |
| CN103745662A (en) | Display, repairing method of display and manufacturing method of display | |
| CN107908873B (en) | Method and device for checking high-speed line across reference planes | |
| CN101299720B (en) | Modularization equipment and method for connecting principal and subordinate module thereof | |
| CN106548742A (en) | Panel driving circuit | |
| CN108229008A (en) | A kind of cabling based on Allegro softwares changes layer and line width adjustment method | |
| CN101751483B (en) | Layout method capable of automatically executing layout rule detection for line pair of differential signal | |
| US8122416B2 (en) | Arrangement verification apparatus | |
| CN105930554A (en) | Allegro based fly line automatic layering method | |
| CN111931314B (en) | Arrangement method, arrangement device and storage medium | |
| CN108549756A (en) | Checked in a kind of placement-and-routing high-speed line across island method and system | |
| CN110399331A (en) | The method of clock signal noise is reduced in SOC chip and SOC chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170704 |
|
| RJ01 | Rejection of invention patent application after publication |