CN106886636B - A kind of accurate prediction technique of the worst power supply noise of high-speed circuit system - Google Patents
A kind of accurate prediction technique of the worst power supply noise of high-speed circuit system Download PDFInfo
- Publication number
- CN106886636B CN106886636B CN201710049054.0A CN201710049054A CN106886636B CN 106886636 B CN106886636 B CN 106886636B CN 201710049054 A CN201710049054 A CN 201710049054A CN 106886636 B CN106886636 B CN 106886636B
- Authority
- CN
- China
- Prior art keywords
- distribution network
- power distribution
- worst
- circuit system
- output port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/10—Noise analysis or noise optimisation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Supply And Distribution Of Alternating Current (AREA)
Abstract
The invention proposes a kind of accurate prediction techniques of the worst power supply noise of high-speed circuit system, the technical issues of taking into account is difficult to for solving forecasting efficiency existing in the prior art and precision, realize step are as follows: simulation in the frequency-domain is carried out to power distribution network, obtains the frequency domain self-impedance curve of power distribution network output port；It determines the corresponding anti-resonance frequency value of peak-peak in power distribution network frequency domain self-impedance curve, and utilizes the anti-resonance frequency value, the cycle rectangular wave for being 50% to duty ratio is modulated, and obtains the input pattern for causing the worst power supply noise；Emulation obtains the ascending current and drop-out current of power distribution network output port；Predict the worst electric current of power distribution network output port；Calculate the time domain model of power distribution network；Calculate the worst power supply noise of high-speed circuit system.The present invention improves precision of prediction under the premise of guaranteeing forecasting efficiency, can be applied to the analysis of signal integrity in high-speed circuit system.
Description
Technical field
The invention belongs to Circuits and Systems design fields, and in particular to a kind of the worst power supply noise of high-speed circuit system
Accurate prediction technique, can be applied to the analysis of signal integrity in high-speed circuit system.
Background technique
With the development of integrated circuit fabrication process, the reduction of on piece characteristic size collects expansion on a large scale, modern high property
The development trend of energy chip is that clock frequency improves, supply voltage reduces, electric current increases；Due to the sustained improvement of technology,
Encapsulation design but remains relatively unchanged over, and when the switching speed of chip door being caused to improve, existing encapsulation more shows its inductive.
With the continuous increase of chip current and package inductance, the power supply noise of high-speed circuit system is also gradually increased.Since power supply is made an uproar
Sound is gradually increased, and supply voltage gradually decreases, and power supply noise tolerance is caused to gradually become smaller, so that power supply noise is to signal
The influence of quality is gradually increased.In order to improve the performance of high-speed circuit system, need through the worst of prediction high-speed circuit system
Power supply noise is analyzed and inhibited to power supply noise, and predict the worst power supply noise key technology be quickly and accurately solve it is the worst
Power supply noise.
The method that industry usually solves high-speed circuit system power supply noise at present mainly has following three classes: (1) micro- using solving
The method of point equation or difference equation, this method are suitable for ball bearing made, for complicated circuit solve the differential equation or
Difference equation is relatively difficult.(2) method for using time domain transient simulation analysis, time domain transient emulation are using a large amount of pseudo noise codes
The worst power supply noise is obtained as excitation, the result that this method solves is very accurate, but emulates the consumption plenty of time, causes
Product development cycle extends.(3) " the Power Distribution that Jiangyuan Qian, Shiji Pan are delivered at it
Network Worst-Case Power Noise and an Efficient Estimation Method”(IEEE
Electronic Components and Technology Conference, 2014) in paper, a kind of solution is proposed most
The method TPN-YC of bad power supply noise obtains power distribution network (Power Distribution by Transient
Network, PDN) step response, the impulse response of PDN is obtained to its derivation, then by the electric current and PDN of PDN output port
Impulse response carry out convolution obtain time domain power supply noise, this method can be quickly obtained the impulse response of PDN, solve time domain
The slow-footed problem of Transient, but this method obtain PDN step response when, due to input waveform edge can not
It is ideal edge, so the impulse response of PDN is inaccurate, causes the power supply noise error calculated larger.
In conclusion the precision of existing time domain transient simulating analysis is high, but forecasting efficiency is low, and TPN-YC is improved
Forecasting efficiency, but cannot be guaranteed precision of prediction.
Summary of the invention
It is an object of the invention to overcome above-mentioned the deficiencies in the prior art, a kind of the worst power supply of high-speed circuit system is proposed
The accurate prediction technique of noise is difficult to the technical issues of taking into account for solving forecasting efficiency existing in the prior art and precision.
To achieve the above object, the technical solution that the present invention takes, includes the following steps:
(1) simulation in the frequency-domain is carried out to the power distribution network of linearly invariant high-speed circuit system, obtains power distribution net
The frequency domain self-impedance curve of network output port；
(2) it determines the corresponding anti-resonance frequency value of peak-peak in power distribution network frequency domain self-impedance curve, and utilizes
The anti-resonance frequency value, the cycle rectangular wave for being 50% to duty ratio are modulated, and obtain the input for causing the worst power supply noise
Pattern；
(3) high-speed circuit system is emulated, obtains the ascending current I of power distribution network output portriseWith under
Electric current I dropsfall, realize step are as follows:
Rising edge waveform 3a) is inputted in the input terminal of high-speed circuit system driver, obtains power distribution network output end
The ascending current I of mouthrise；
Trailing edge waveform 3b) is inputted in the input terminal of high-speed circuit system driver, obtains power distribution network output end
The drop-out current I of mouthfall；
(4) the worst electric current of power distribution network output port is predicted: according to the resulting input pattern of step (2)
Edge, to the ascending current I of power distribution network output port obtained in step (3)riseWith drop-out current IfallIt is moved
Position superposition, obtains the worst electric current I of power distribution network output portworst；
(5) the time domain model z (t) for calculating power distribution network, realizes step are as follows:
Rational function fitting 5a) is carried out to the power distribution network frequency domain self-impedance curve that step (1) obtains, obtains power supply
Distribute network frequency domain self-impedance curve Laplace domain expression formula；
Inverse Laplace transform 5b) is carried out to power distribution network frequency domain self-impedance curve Laplace domain expression formula, is obtained
To power distribution network time domain model z (t)；
(6) to the worst electric current I of power distribution network output portworstIt is carried out with power distribution network time domain model z (t)
Convolution obtains the worst power supply noise of high-speed circuit system:
Compared with the prior art, the invention has the following advantages:
First, the present invention due to obtain high-speed circuit system the worst power supply noise when, to power distribution network frequency domain
Self-impedance curve carries out rational function fitting, obtains power distribution network frequency domain self-impedance curve Laplace domain expression formula, so
Inverse Laplace transform is carried out to power distribution network frequency domain self-impedance curve Laplace domain expression formula afterwards, obtains accurate electricity
Network session impedance is distributed in source, finally by the worst electric current phase convolution of time domain model and power distribution network output port, effectively
Ground improves the precision of prediction of the worst power supply noise of high-speed circuit system.
Second, the present invention due to obtain power distribution network output port the worst electric current when, by using to high speed
Circuit system is emulated, and the ascending current and drop-out current of power distribution network output port are obtained, and to ascending current and
Drop-out current carries out displacement superposition, and the worst electric current of power distribution network output port can be gone out with quick predict；Simultaneously to power supply
It distributes network frequency domain self-impedance curve and carries out rational function fitting, obtain power distribution network frequency domain self-impedance curve Laplce
Domain expression formula carries out inverse Laplace transform to power distribution network frequency domain self-impedance curve Laplace domain expression formula, can be with
It is quickly obtained power distribution network time domain model, compared with prior art, improves the worst power supply noise of high-speed circuit system
Forecasting efficiency.
Detailed description of the invention
Fig. 1 is implementation process block diagram of the invention；
Fig. 2 is the worst power supply noise result simulation comparison figure of the present invention with the prior art.
Specific embodiment
Below in conjunction with drawings and examples, the present invention is explained in further detail:
Referring to Fig.1, the present invention includes the following steps:
Step 1 carries out simulation in the frequency-domain to the power distribution network of linearly invariant high-speed circuit system, obtains power distribution
The frequency domain self-impedance curve of network output mouth, specific step is as follows for simulation in the frequency-domain:
Step 1a, the ac current source I (ω) for being 1A to the output port addition current amplitude perseverance of power distribution network,
Middle ω is angular frequency, unit rad/s；
Step 1b, simulation in the frequency-domain is carried out to the power distribution network of high-speed circuit system, obtains power distribution network output
The amplitude curve of port voltage V (ω)；
ByAnd I (ω)=1A that step 1a is provided, Z (ω)=V (ω), therefore power distribution can be obtained
The amplitude curve of network output mouth voltage V (ω), as the frequency domain self-impedance curve of power distribution network output port.
Step 2 determines the corresponding anti-resonance frequency value of peak-peak in power distribution network frequency domain self-impedance curve, and benefit
It is that 50% cycle rectangular wave is modulated to duty ratio with the anti-resonance frequency value, obtaining duty ratio is 50%, and frequency is anti-humorous
The cycle rectangular wave of vibration frequency, the cycle rectangular wave are the input pattern for causing the worst power supply noise.
Step 3 emulates high-speed circuit system, obtains the ascending current I of power distribution network output portriseWith
Drop-out current Ifall, realize step are as follows:
Step 3a, rising edge waveform is inputted in the input terminal of high-speed circuit system driver, it is defeated obtains power distribution network
The ascending current I of exit portrise；
Step 3b, trailing edge waveform is inputted in the input terminal of high-speed circuit system driver, it is defeated obtains power distribution network
The drop-out current I of exit portfall。
Step 4 predicts the worst electric current of power distribution network output port: according to the resulting input code of step 2
The edge of type, to the ascending current I of power distribution network output port obtained in step 3riseWith drop-out current IfallIt is moved
Position superposition, obtains the worst electric current I of power distribution network output portworst, expression formula are as follows:
Iworst=∑ (bk-bk-1)sk(ts+(m-k)T)+I-∞
Wherein,
si(t)=Irise(t)-Ilow (bi> bi-1)
si(t)=Ihigh-Ifall(t) otherwise
Wherein, Ihigh" 1 " current value after indicating entry into stable state, Ilow" 0 " current value after indicating entry into stable state, I-∞For
The direct current biasing of power distribution network output port electric current, tsFor the phase at data sampling, T indicates a bit time width, bkFor
The symbol of kth moment input.
Step 5, the time domain model z (t) for calculating power distribution network realize step are as follows:
Step 5a, rational function fitting is carried out to the power distribution network frequency domain self-impedance curve that step 1 obtains, obtains electricity
Network frequency domain self-impedance curve Laplace domain expression formula, specific formula are distributed in source are as follows:
Wherein, c is constant, bmFor m-th of real pole, amFor with bmCorresponding residual, M are function real pole
Sum, pnr-jpni, pnr+jpniFor n-th of conjugate pole, corresponding residual is knr-jkni, knr+jkni, N is function conjugation
The sum of pole pair, s are Laplace variable.
Step 5b, Laplce's contravariant is carried out to power distribution network frequency domain self-impedance curve Laplace domain expression formula
It changes, obtains power distribution network time domain model z (t), expression formula are as follows:
Wherein,C is constant, bmFor m-th of real pole, amFor with bmIt is corresponding
Residual, M be function real pole order, pnr-jpni, pnr+jpniFor conjugate pole, corresponding residual is knr-jkni,
knr+jkni, s is Laplace variable.
Step 6, the worst electric current I to power distribution network output portworstWith power distribution network time domain model z (t)
Convolution is carried out, the worst power supply noise of high-speed circuit system is obtained:
Below in conjunction with emulation experiment, technical effect of the invention is described in detail:
1, simulated conditions and content:
1a) simulated conditions, emulation experiment of the invention be CPU be Intel (R) Core (TM) i7-4790K4.0GHZ,
Memory 8G, WINDOWS7,64 bit manipulation systems carry out.Using Matlab2012b software, Hspice2013 software as emulation
Tool.
High-speed circuit system DDR4 is built in Hspice2013 netlist, the clock frequency under DDR4 reading mode is
1066MHz, voltage regulator module use the replacement of 1.14V DC voltage source instead, and DDR4 has 32 bit data bus, and when emulation is a length of
100ns, simulation time interval 5ps.
1b) emulation content emulates the worst power supply noise result of the present invention and the prior art, result such as Fig. 2
It is shown.
2, analysis of simulation result:
Referring to Fig. 2, the present invention and time domain transient emulation and TPN-YC obtain the Comparative result of power supply noise, and abscissa is
Time, ordinate are power supply noise voltage, it can be seen that at the 19.13ns moment, power supply noise value of the invention is 5.917mV,
The power supply noise value of time domain transient emulation is 6.007mV, and the power supply noise value of TPN-YC is 4.486mV, the present invention and time domain wink
The result of state emulation is very close, and the result that TPN-YC is emulated has large error, compares with TPN-YC, the present invention is to the worst
The precision of prediction of power supply noise is higher.
Table 1 is to compare the time that the present invention calculates the worst power supply noise of high-speed circuit system with the prior art, it can be seen that
Compared with prior art TPN-YC, the calculating time improves 17 seconds the present invention.
Table 1
From Fig. 2 and table 1, it can be concluded that, for the present invention compared with existing time domain transient emulation mode, precision of prediction is suitable, but
Forecasting efficiency significantly improves, and compared with existing TPN-YC, while guaranteeing precision of prediction, effectively improves prediction effect
Rate.
Claims (5)
1. a kind of accurate prediction technique of the worst power supply noise of high-speed circuit system, which comprises the steps of:
(1) simulation in the frequency-domain is carried out to the power distribution network of linearly invariant high-speed circuit system, it is defeated obtains power distribution network
The frequency domain self-impedance curve of exit port；
(2) the corresponding anti-resonance frequency value of peak-peak in power distribution network frequency domain self-impedance curve is determined, and anti-using this
Resonant frequency value, the cycle rectangular wave for being 50% to duty ratio are modulated, and obtain the input pattern for causing the worst power supply noise；
(3) high-speed circuit system is emulated, obtains the ascending current I of power distribution network output portriseAnd drop-out current
Ifall, realize step are as follows:
Rising edge waveform 3a) is inputted in the input terminal of high-speed circuit system driver, obtains power distribution network output port
Ascending current Irise；
Trailing edge waveform 3b) is inputted in the input terminal of high-speed circuit system driver, obtains power distribution network output port
Drop-out current Ifall；
(4) the worst electric current of power distribution network output port is predicted: according to the side of the resulting input pattern of step (2)
Edge, to the ascending current I of power distribution network output port obtained in step (3)riseWith drop-out current IfallIt is folded to carry out displacement
Add, obtains the worst electric current I of power distribution network output portworst；
(5) the time domain model z (t) for calculating power distribution network, realizes step are as follows:
Rational function fitting 5a) is carried out to the power distribution network frequency domain self-impedance curve that step (1) obtains, obtains power distribution
Network frequency domain self-impedance curve Laplace domain expression formula；
Inverse Laplace transform 5b) is carried out to power distribution network frequency domain self-impedance curve Laplace domain expression formula, obtains electricity
Network session impedance z (t) is distributed in source；
(6) to the worst electric current I of power distribution network output portworstIt is rolled up with power distribution network time domain model z (t)
Product, obtains the worst power supply noise of high-speed circuit system:
2. a kind of accurate prediction technique of the worst power supply noise of high-speed circuit system according to claim 1, feature exist
In, the frequency domain self-impedance curve of power distribution network output port described in step (1), obtaining step are as follows:
1a) the ac current source I (ω) for being 1A to the output port addition current amplitude perseverance of power distribution network, ω is angular frequency
Rate, unit rad/s；
Simulation in the frequency-domain 1b) is carried out to the power distribution network of high-speed circuit system, obtains power distribution network output port voltage V
The amplitude curve of (ω), the curve are the frequency domain self-impedance curve of power distribution network output port.
3. a kind of accurate prediction technique of the worst power supply noise of high-speed circuit system according to claim 1, feature exist
In, the worst electric current of power distribution network output port described in step (4), expression formula are as follows:
Iworst=∑ (bk-bk-1)sk(ts+(m-k)T)+I-∞
Wherein:
si(t)=Irise(t)-Ilow,bi> bi-1
si(t)=Ihigh-Ifall(t),otherwise
Wherein, Ihigh" 1 " current value after indicating entry into stable state, Ilow" 0 " current value after indicating entry into stable state, I-∞For power supply
Distribute the direct current biasing of network output mouth electric current, tsFor the phase at data sampling, T indicates a bit time width, bkFor kth
The symbol of moment input.
4. a kind of accurate prediction technique of the worst power supply noise of high-speed circuit system according to claim 1, feature exist
Power distribution network frequency domain self-impedance curve Laplace domain expression formula described in step 5a), specific formula are as follows:
Wherein, c is constant, bmFor m-th of real pole, amFor with bmCorresponding residual, M are the sum of function real pole,
pnr-jpni, pnr+jpniFor n-th of conjugate pole, corresponding residual is knr-jkni, knr+jkni, N is function conjugate pole pair
Sum, s is Laplace variable.
5. a kind of accurate prediction technique of the worst power supply noise of high-speed circuit system according to claim 1, feature exist
Power distribution network time domain model z (t) described in step 5b), expression formula are as follows:
Wherein,C is constant, bmFor m-th of real pole, amFor with bmIt is corresponding to stay
Number, M are the order of function real pole, pnr-jpni, pnr+jpniFor conjugate pole, corresponding residual is knr-jkni, knr+
jkni, s is Laplace variable.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710049054.0A CN106886636B (en) | 2017-01-23 | 2017-01-23 | A kind of accurate prediction technique of the worst power supply noise of high-speed circuit system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710049054.0A CN106886636B (en) | 2017-01-23 | 2017-01-23 | A kind of accurate prediction technique of the worst power supply noise of high-speed circuit system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106886636A CN106886636A (en) | 2017-06-23 |
| CN106886636B true CN106886636B (en) | 2019-10-25 |
Family
ID=59176593
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710049054.0A Active CN106886636B (en) | 2017-01-23 | 2017-01-23 | A kind of accurate prediction technique of the worst power supply noise of high-speed circuit system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106886636B (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109471637B (en) * | 2018-11-08 | 2021-07-06 | 西安电子科技大学 | Circuit diagram examination script debugging method |
| CN109522653B (en) * | 2018-11-16 | 2023-04-07 | 西安电子科技大学 | PDN alternating current noise analysis method of three-dimensional integrated circuit |
| JP6970140B2 (en) * | 2019-05-23 | 2021-11-24 | 株式会社ソニー・インタラクティブエンタテインメント | Power supply unit inspection device |
| CN112528589A (en) * | 2019-08-29 | 2021-03-19 | 天津大学青岛海洋技术研究院 | Worst case excitation applied to DDR interface system transmission performance detection |
| CN111257736B (en) * | 2020-03-13 | 2022-05-24 | 苏州浪潮智能科技有限公司 | Voltage noise testing method and device |
| CN112329372A (en) * | 2020-11-17 | 2021-02-05 | 南京蓝洋智能科技有限公司 | Method for generating code pattern for signal integrity analysis |
| CN113468837B (en) * | 2021-05-10 | 2023-11-03 | 浙江大学 | Method and system for estimating current of chip power supply network bump |
| CN114021831B (en) * | 2021-11-12 | 2024-03-29 | 西安电子科技大学 | Edge response-based PDN network worst voltage noise prediction method |
| CN115166572A (en) * | 2022-07-08 | 2022-10-11 | 宁波德图科技有限公司 | Method and system for solving worst power supply noise of high-speed link and storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102419790A (en) * | 2012-01-04 | 2012-04-18 | 西安电子科技大学 | Quick capacitor select algorithm-based power distribution network design method |
| CN102436518A (en) * | 2011-09-05 | 2012-05-02 | 西安电子科技大学 | Method for selecting decoupling condenser based on particle swarm algorithm |
| CN104933270A (en) * | 2015-07-14 | 2015-09-23 | 西安电子科技大学 | Capacitor-carried power supply ground plane modeling and capacitor decoupling radius simulating method |
| CN105956289A (en) * | 2016-05-06 | 2016-09-21 | 西安电子科技大学 | Power distribution network design method based on decoupling region of decoupling capacitor |
| CN106326537A (en) * | 2016-08-12 | 2017-01-11 | 西安电子科技大学 | Method and device for calculating time-domain SSN (simultaneous switching noise) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7129821B2 (en) * | 2004-08-20 | 2006-10-31 | International Business Machines Corporation | Communication systems and methods using microelectronics power distribution network |
-
2017
- 2017-01-23 CN CN201710049054.0A patent/CN106886636B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102436518A (en) * | 2011-09-05 | 2012-05-02 | 西安电子科技大学 | Method for selecting decoupling condenser based on particle swarm algorithm |
| CN102419790A (en) * | 2012-01-04 | 2012-04-18 | 西安电子科技大学 | Quick capacitor select algorithm-based power distribution network design method |
| CN104933270A (en) * | 2015-07-14 | 2015-09-23 | 西安电子科技大学 | Capacitor-carried power supply ground plane modeling and capacitor decoupling radius simulating method |
| CN105956289A (en) * | 2016-05-06 | 2016-09-21 | 西安电子科技大学 | Power distribution network design method based on decoupling region of decoupling capacitor |
| CN106326537A (en) * | 2016-08-12 | 2017-01-11 | 西安电子科技大学 | Method and device for calculating time-domain SSN (simultaneous switching noise) |
Non-Patent Citations (4)
| Title |
|---|
| Analysis and calculation of simultaneous switching noise in PDN for high speed ICs in embedded systems;Ait Belaid Khaoula;《2015 Third World Conference on Complex Systems (WCCS)》;20160602;第1-6页 * |
| Modeling of SSN noise using time domain impedance analysis and PSO optimization Algorithm;G. Sasi;《2014 International Conference on Science Engineering and Management Research (ICSEMR)》;20150219;第1-6页 * |
| Power distribution network worst-case power noise and an efficient estimation method;Jiangyuan Qian;《2014 IEEE 64th Electronic Components and Technology Conference (ECTC)》;20140915;第2088-2093页 * |
| 高速数字电路电源分配网络设计与噪声抑制分析;丁浩同;《中国博士学位论文全文数据库 信息科技辑》;20130315(第03期);第1-134页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106886636A (en) | 2017-06-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106886636B (en) | A kind of accurate prediction technique of the worst power supply noise of high-speed circuit system | |
| Chen et al. | An RLC interconnect model based on Fourier analysis | |
| CN103049586B (en) | The emulation mode of power distribution system and the acquisition methods of target impedance | |
| CN103500245B (en) | A kind of field road transient state-transient state coupling simulation method based on m ulti-loop m ethod | |
| Davoudi et al. | Multi-resolution modeling of power electronics circuits using model-order reduction techniques | |
| CN108959779B (en) | Decoupling network design method based on power supply noise time domain analysis | |
| CN109033534A (en) | Follower timing jitter estimation method based on pseudo- open-drain termination | |
| Zheng et al. | An event-driven real-time simulation for power electronics systems based on discrete hybrid time-step algorithm | |
| Jiao et al. | Circuit design and modeling techniques for enhancing the clock-data compensation effect under resonant supply noise | |
| Zhuang et al. | From Circuit Theory, Simulation to SPICE< sup> Diego<\/sup>: A Matrix Exponential Approach for Time-Domain Analysis of Large-Scale Circuits | |
| CN104217043A (en) | Method and device for analyzing power network | |
| CN104779613B (en) | Test-based equivalent modeling method for electric element comprising converter | |
| CN114021831B (en) | Edge response-based PDN network worst voltage noise prediction method | |
| Su et al. | Recent advancements in electromagnetic and electromechanical hybrid simulation | |
| Sui et al. | Predicting statistical characteristics of jitter due to simultaneous switching noise | |
| Zhou et al. | A fast analog circuit analysis algorithm for design modification and verification | |
| US20140074449A1 (en) | Scalable power model calibration | |
| JP2001028013A (en) | Method for analyzing undesired radiation | |
| Oh et al. | Power integrity analysis for core timing models | |
| Shimazaki et al. | LEMINGS: LSI's EMI-noise analysis with gate level simulator | |
| Comberiate et al. | Using the latency insertion method (LIM) to generate X parameters | |
| Mandhana | Modeling, analysis and design of resonant free power distribution network for modern microprocessor systems | |
| Zhang et al. | Simulation design of system-level power integrity and signal integrity of vehicle chip DDR | |
| Sahoo et al. | An efficient dynamic power estimation method for on-chip VLSI interconnects | |
| CN107908135A (en) | The Digital Implementation method of DC Electronic Loads soft start |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |