CN106708684A - Virtual environment testing hardware system for transformer substation - Google Patents
Virtual environment testing hardware system for transformer substation Download PDFInfo
- Publication number
- CN106708684A CN106708684A CN201710080356.4A CN201710080356A CN106708684A CN 106708684 A CN106708684 A CN 106708684A CN 201710080356 A CN201710080356 A CN 201710080356A CN 106708684 A CN106708684 A CN 106708684A
- Authority
- CN
- China
- Prior art keywords
- virtual environment
- hardware system
- testing
- fpga
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2247—Verification or detection of system hardware configuration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45537—Provision of facilities of other operating environments, e.g. WINE
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Remote Monitoring And Control Of Power-Distribution Networks (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention provides a virtual environment testing hardware system for a transformer substation. The virtual environment testing hardware system mainly consists of an X86 dual-core embedded platform, a 32-bit RISC (Reduced Instruction Set Computer) structured central processing unit, an embedded real-time operating system and a high-speed ultra-large field programmable gate array (FPGA) integrated circuit, wherein the X86 dual-core embedded platform is used as a host computer system and is used for generating a man-machine interaction interface, used for achieving MMS (Multimedia Messaging Service) communication management and testing analysis, and used for operating a windows operating system; and the 32-bit RISC structured central processing unit, the embedded real-time operating system and the high-speed ultra-large field FPGA integrated circuit are used as a secondary computer system and are used for achieving SV (Sampled Value) and GOOSE (Generic Object Oriented Substation Event) message acquisition and analysis processing. By adopting the virtual environment testing hardware system, design of a hardware system of a virtual machine can be completed, man-machine interaction, MMS communication management and testing analysis functions can be achieved; in addition, SV and GOOSE message acquisition and analysis processing functions can be achieved; the system is high in real-time property, rapid in communication and large in capacity; and a basis is made for a virtual testing system to relatively well complete off-line testing on intelligent equipment of the transformer substation.
Description
Technical field
The present invention relates to virtual machine hardware development field, and in particular to a kind of virtual environment for transformer station tests hardware
System.
Background technology
220kV transformer stations smart machine (protection device, combining unit, intelligent terminal) related to protection generally quantity compared with
It is many.In laboratory environments, the reorganization and expansion and maintenance test of similar joint debugging pattern of dispatching from the factory are carried out, it is general to be difficult to satisfy the requirements, need
Concentrating the actual smart machine of a large amount of and various models carries out subtest.Intelligent substation transmits SV, GOOSE using optical fiber
Signal, therefore, have ready conditions carries out the test of smart machine by the way of digital simulation.Digital simulation be divided into again all simulation and
Partial simulation.If carrying out digital simulation using all smart machines to a transformer station, it is necessary to larger hardware spending, and
And the system for being constituted also can be extremely complex, test configurations and operation are inconvenient, poor practicability.Therefore, in correlation technique, make
Pair off-line test of the smart machine related to protection is completed with virtual test system.Topmost core in virtual test system
The heart is virtual machine, to obtain more preferable virtual test effect, it is necessary to be developed to the hardware system of virtual machine.
The content of the invention
Regarding to the issue above, the present invention provides a kind of virtual environment for transformer station and tests hardware system.
The purpose of the present invention is realized using following technical scheme：
Hardware system is tested there is provided a kind of virtual environment for transformer station, mainly by X86 double-core embedded types platform, 32
The position central processing unit of RISC Architecture, embedded real-time operating system and the ultra-large programmable gate array of high speed (FPGA)
Integrated circuit is constituted；The X86 double-core embedded types platform as master system, for generating human-computer interaction interface and realization
MMS communication managements, test analysis, and for running windows operating systems；The central processing unit of 32 RISC Architectures,
Embedded real-time operating system and high speed ultra-large programmable gate array (FPGA) integrated circuit as lower computer system,
For realizing SV, GOOSE message collection and analyzing and processing.The virtual environment tests hardware system as the system of virtual machine, is
Virtual machine fictionalizes the transformer station corresponding to the association smart machine and tested smart machine of tested substation IED
Network environment, completion establish hardware foundation to the off-line test for being tested smart machine such that it is able to help to obtain more preferable void
Intend test effect.
Preferably, 1000M backboard industry ethernet communication modes are used between the master system and lower computer system,
Communications protocol is based on ICP/IP protocol.
Preferably, the X86 double-core embedded types platform is connected with input-output equipment and high-definition display screen.
Beneficial effects of the present invention are：The design to the hardware system of virtual machine is completed, system can realize man-machine friendship
Mutually, MMS communication managements and test analysis function, and with SV, GOOSE message collection and analyzing and processing function, real-time is high,
Communication is quick and capacity is big, is that virtual test system preferably completes to have established base to the off-line test of substation IED
Plinth.
Brief description of the drawings
Using accompanying drawing, the invention will be further described, but embodiment in accompanying drawing is not constituted to any limit of the invention
System, for one of ordinary skill in the art, on the premise of not paying creative work, can also obtain according to the following drawings
Other accompanying drawings.
Fig. 1 is structured flowchart of the invention.
Reference：
1,32 central processing units 2 of RISC Architecture of X86 double-core embedded types platform, embedded real-time operating system 3, high speed
Ultra-large programmable gate array (FPGA) integrated circuit 4, input-output equipment 5, high-definition display screen 6.
Specific embodiment
The invention will be further described with the following Examples.
As shown in figure 1, a kind of virtual environment test hardware system for transformer station of the present embodiment is main embedding by X86 double-cores
Enter 1,32 central processing units 2 of RISC Architecture of formula platform, embedded real-time operating system 3 and ultra-large may be programmed of high speed to patrol
Gate array (FPGA) integrated circuit 4 is collected to constitute；The X86 double-core embedded types platform 1 is man-machine for generating as master system
Interactive interface and MMS communication managements, test analysis are realized, and for running windows operating systems；32 RISC framves
The central processing unit 2 of structure, embedded real-time operating system 3 and high speed ultra-large programmable gate array (FPGA) integrated electricity
Road 4 as lower computer system, for realizing SV, GOOSE message collection and analyzing and processing.Virtual environment test hardware system is made
It is the system of virtual machine, is that virtual machine fictionalizes the association smart machine of tested substation IED and is tested intelligent setting
Standby corresponding substation network environment, completion establish hardware foundation to the off-line test for being tested smart machine such that it is able to have
Help obtain more preferable virtual test effect.
Wherein, 1000M backboard industry ethernet communication modes are used between the master system and lower computer system, is led to
News agreement is based on ICP/IP protocol, so as to have the advantages that traffic capacity is big, communication mechanism is reliable and stable.32 RISC Architectures
It is logical using dual bus pattern between central processing unit 2 and high speed ultra-large programmable gate array (FPGA) integrated circuit 4
News, wherein Large Volume Data use high-bandwidth bus communication interface, to improve communication speed, increase capacity, and ensure data
It is reliable to pay.And connect using low latency bus for low capacity information such as requirement of real-time control data very high and synchrodatas
Mouth communication, the time delay of communication is arranged on nanosecond, to ensure the real-time of system.
Further, the X86 double-core embedded types platform 1 is connected with input-output equipment 5 and high-definition display screen 6.The height
Clear display screen 6 is 15.6 cun of FHD high-definition liquid crystal screens, and with screen resolution higher, and its screen supports touch controllable function, so that
More interfaces and figure can be shown in limited indication range, is user-friendly to.
Further, the X86 double-core embedded types platform 1 is provided with four interfaces of high speed USB 2.0, can connect the input
Output equipment 5, it is also possible to connect USB flash disk, so as to import and export configuration file, test data or result of the test.
Further, the X86 double-core embedded types platform 1 is additionally provided with two pairs of independent RJ45 electricity Ethernet interfaces, can use
In multi machine synchronized measurment or connection MMS networkings.Independent RJ45 electricity Ethernet interfaces can simultaneously access A/B nets, without examining
Consider Network Isolation problem.
Further, the ultra-large programmable gate array of the high speed (FPGA) integrated circuit 4 is provided with based on FPGA
24 100,000,000 SFP interfaces and 2 gigabit SFP interfaces of hardware coordination treatment.SFP interfaces support that photoelectricity is exchanged and hot plug, side
Just on-the-spot test and maintenance.Each can be realized using high speed ultra-large programmable gate array (FPGA) integrated circuit 4
Ethernet mac function and the packet to receiving carry out hardware pretreatment, reduce the load of rear class central processing unit, each network interface
May operate in all fronts fast mode.
Further, the ultra-large programmable gate array of the high speed (FPGA) integrated circuit 4 is additionally provided with quick sound
The high-resolution input and output interface answered, the wherein signal detection of input and output and control realized by pure hardware, Neng Goubao
Demonstrate,prove the degree of accuracy and the stability of time control.
Further, connect when the ultra-large programmable gate array of the high speed (FPGA) integrated circuit 4 is additionally provided with pair
Mouth mold formula and time synchronizing method, and GPS module is carried, both can be by accessing the time synchronizing signal of other devices to virtual
Machine synchronously can also be as clock source to other device time services, user friendly on-the-spot test.
Further, the ultra-large programmable gate array of the high speed (FPGA) integrated circuit 4 is additionally provided with FT3 optical fiber
Interface, you can for realizing the device to test based on IEC60044 communications protocol, it is also possible to realize based on IEC61850 agreements
Device to test or both hybrid test.
Finally it should be noted that the above embodiments are merely illustrative of the technical solutions of the present invention, rather than the present invention is protected
The limitation of scope is protected, although being explained to the present invention with reference to preferred embodiment, one of ordinary skill in the art should
Work as understanding, technical scheme can be modified or equivalent, without deviating from the reality of technical solution of the present invention
Matter and scope.
Claims (3)
1. a kind of virtual environment for transformer station tests hardware system, it is characterized in that, mainly by X86 double-core embedded types platform,
32 central processing units of RISC Architecture, embedded real-time operating system and the ultra-large programmable gate arrays of high speed
(FPGA) integrated circuit is constituted；The X86 double-core embedded types platform as master system, for generate human-computer interaction interface with
And MMS communication managements, test analysis are realized, and for running windows operating systems；The centre of 32 RISC Architectures
Reason device, embedded real-time operating system and high speed ultra-large programmable gate array (FPGA) integrated circuit are used as slave computer
System, for realizing SV, GOOSE message collection and analyzing and processing.
2. a kind of virtual environment for transformer station according to claim 1 tests hardware system, it is characterized in that, it is described on
1000M backboard industry ethernet communication modes are used between position machine system and lower computer system, communications protocol is assisted based on TCP/IP
View.
3. a kind of virtual environment for transformer station according to claim 1 tests hardware system, it is characterized in that, it is described
X86 double-core embedded type platforms are connected with input-output equipment and high-definition display screen.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710080356.4A CN106708684B (en) | 2017-02-15 | 2017-02-15 | Virtual environment test hardware system for transformer substation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710080356.4A CN106708684B (en) | 2017-02-15 | 2017-02-15 | Virtual environment test hardware system for transformer substation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106708684A true CN106708684A (en) | 2017-05-24 |
| CN106708684B CN106708684B (en) | 2023-04-28 |
Family
ID=58909197
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710080356.4A Active CN106708684B (en) | 2017-02-15 | 2017-02-15 | Virtual environment test hardware system for transformer substation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106708684B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109254919A (en) * | 2018-09-03 | 2019-01-22 | 吉林大学 | A kind of embedded software diagnostic system and method |
-
2017
- 2017-02-15 CN CN201710080356.4A patent/CN106708684B/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109254919A (en) * | 2018-09-03 | 2019-01-22 | 吉林大学 | A kind of embedded software diagnostic system and method |
| CN109254919B (en) * | 2018-09-03 | 2022-03-29 | 吉林大学 | Embedded software diagnosis system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106708684B (en) | 2023-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN201518052U (en) | Portable all-digital relay protection transient closed-loop tester | |
| CN102901881B (en) | On-site debugging method for digital substation | |
| CN102169158B (en) | Steady state oscillograph for power system | |
| CN103904779B (en) | A kind of full station intelligent terminal analogue means of intelligent substation and using method thereof | |
| CN106327355A (en) | Secondary equipment simulation and debugging system for transformer substation reconstruction and expansion project and implementation method | |
| CN105741879B (en) | A kind of simulation intelligent electric energy meter memory test plate system and its test method | |
| CN101727106A (en) | Simulation test platform of process layer of digitalization transformer substation | |
| CN206489484U (en) | A kind of Embedded Hardware Platform client/server layout designs | |
| CN201839095U (en) | Intelligent transformer substation testing and simulation system | |
| CN103869182A (en) | Merging unit transient state test system based on accurate discrete time control | |
| CN103684907A (en) | Regional power network intelligent equipment time analyzer | |
| CN103676661B (en) | Multifunction emulation verifies system and its emulation verification method | |
| CN109613906A (en) | Third generation intelligent substation observing and controlling handset test macro and its application method | |
| CN103955190A (en) | Communication framework used for distributed intelligent test system and network control method | |
| CN107357193A (en) | A kind of method for realizing intelligent substation automatic safety device test system | |
| CN108089081A (en) | Multi-compartment emulation test system based on digital transformer substation field application | |
| CN208077394U (en) | A kind of the communication test plate and communication test system of concentrator communication module | |
| CN106708684A (en) | Virtual environment testing hardware system for transformer substation | |
| CN102201908B (en) | EAST central timing system based on PXI (extension for instrumentation) | |
| CN201797372U (en) | Nuclear phase system for intelligent digital transformer substation | |
| CN206574072U (en) | A kind of virtual environment for transformer station tests hardware system | |
| CN202600960U (en) | Electricity consumption information acquisition terminal capable of supporting optical fiber communication | |
| CN103472733A (en) | Digital real-time simulation physical port device of power system based on optical fiber communication | |
| CN103076539A (en) | Embedded power failure wave recording analysis device | |
| CN208537657U (en) | Intelligent substation consistency test instrument |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |