CN106653725A - 一种引线框架 - Google Patents
一种引线框架 Download PDFInfo
- Publication number
- CN106653725A CN106653725A CN201510740373.7A CN201510740373A CN106653725A CN 106653725 A CN106653725 A CN 106653725A CN 201510740373 A CN201510740373 A CN 201510740373A CN 106653725 A CN106653725 A CN 106653725A
- Authority
- CN
- China
- Prior art keywords
- lead frame
- chip
- insulation
- base island
- frame base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Led Device Packages (AREA)
Abstract
本发明公开了一种引线框架,包括引线框架基岛,所述引线框架基岛上涂覆有基岛绝缘镀层,所述基岛绝缘镀层设置有绝缘装片胶,所述绝缘装片胶上封装有通过引线与所述引线框架基岛连接的芯片。本发明在引线框架基岛上镀一层绝缘层,可以保证芯片底部与引线框架的基岛不会因为绝缘装片胶过薄导致芯片与框架基岛发生短路,具有良好的绝缘性能,提高了产品的良率和可靠性。
Description
技术领域
本发明涉及一种引线框架。
背景技术
目前,现在常用集成电路封装结构如图1所示,该引线框架包括引线框架基岛1、基岛银镀层21、绝缘装片胶3和芯片4。芯片4通过绝缘装片胶3与引线框架基岛1粘连。
在引线框架基岛1上设置绝缘装片胶3,然后将芯片4放置在绝缘装片胶3上,芯片4通过引线41与集成电路外引脚进行连接。当需要芯片4与引线框架基岛1之间绝缘时,通常会使用绝缘装片胶3来粘连芯片4与引线框架基岛1。由于现有框架基岛的镀层多为镀银等导电金属,框架基岛镀层表面不够平整,当绝缘装片胶的厚度过薄时,引线框架基岛上的镀层颗粒可能与芯片发生短路,从而出现漏电流。
发明内容
本发明目的是针对现有技术存在的缺陷提供一种引线框架。
本发明为实现上述目的,采用如下技术方案:一种引线框架,包括引线框架基岛,所述引线框架基岛上涂覆有基岛绝缘镀层,所述基岛绝缘镀层设置有绝缘装片胶,所述绝缘装片胶上封装有通过引线与所述引线框架基岛连接的芯片。
进一步的,所述基岛绝缘镀层的厚度在2-3mm之间。
本发明的有益效果:本发明在引线框架基岛上镀一层绝缘层,可以保证芯片底部与引线框架的基岛不会因为绝缘装片胶过薄导致芯片与框架基岛发生短路,具有良好的绝缘性能,提高了产品的良率和可靠性。
附图说明
图1传统的引线框架结构示意图。
具体实施方式
图1所示,为本发明的一种引线框架,包括引线框架基岛1,所述引线框架 基岛1上涂覆有基岛绝缘镀层22,所述基岛绝缘镀层22设置有绝缘装片胶3,所述绝缘装片胶3上封装有通过引线41与所述引线框架基岛1连接的芯片4。这样芯片4底部与引线框架基岛1就不会因为绝缘装片胶3过薄导致芯片4与引线框架基岛1之间发生短路了。其中,为了达到最好效果,可将所述基岛绝缘镀层22的厚度设置在2-3mm之间。
以上所述仅为本发明的较佳实施例,并不用以限制本发明,凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。
Claims (2)
1.一种引线框架,其特征在于,包括引线框架基岛,所述引线框架基岛上涂覆有基岛绝缘镀层,所述基岛绝缘镀层设置有绝缘装片胶,所述绝缘装片胶上封装有通过引线与所述引线框架基岛连接的芯片。
2.如权利要求1所述的一种引线框架,其特征在于,所述基岛绝缘镀层的厚度在2-3mm之间。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510740373.7A CN106653725A (zh) | 2015-11-03 | 2015-11-03 | 一种引线框架 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510740373.7A CN106653725A (zh) | 2015-11-03 | 2015-11-03 | 一种引线框架 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN106653725A true CN106653725A (zh) | 2017-05-10 |
Family
ID=58850970
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510740373.7A Pending CN106653725A (zh) | 2015-11-03 | 2015-11-03 | 一种引线框架 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106653725A (zh) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1581473A (zh) * | 2003-08-07 | 2005-02-16 | 富士通株式会社 | 引线框架及其制造方法以及半导体器件 |
US20110189821A1 (en) * | 2007-06-04 | 2011-08-04 | Infineon Technologies Ag | Semiconductor device |
CN205452272U (zh) * | 2015-11-03 | 2016-08-10 | 无锡麟力科技有限公司 | 一种引线框架 |
-
2015
- 2015-11-03 CN CN201510740373.7A patent/CN106653725A/zh active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1581473A (zh) * | 2003-08-07 | 2005-02-16 | 富士通株式会社 | 引线框架及其制造方法以及半导体器件 |
US20110189821A1 (en) * | 2007-06-04 | 2011-08-04 | Infineon Technologies Ag | Semiconductor device |
CN205452272U (zh) * | 2015-11-03 | 2016-08-10 | 无锡麟力科技有限公司 | 一种引线框架 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN203883993U (zh) | 一种mems麦克风 | |
CN205452272U (zh) | 一种引线框架 | |
CN106653725A (zh) | 一种引线框架 | |
CN103078043B (zh) | 一种cob led封装结构及封装工艺 | |
CN203057693U (zh) | 电容型陶瓷电路基板 | |
US9847279B2 (en) | Composite lead frame structure | |
CN202651105U (zh) | 贴片式桥式引线框架 | |
US8242594B2 (en) | Chip package structure and manufacturing method thereof for effectively lowering manufacturing costs and improving yield and reliability of the chip package structure | |
CN206460490U (zh) | 全铝智能卡模块 | |
CN204029816U (zh) | 一种贴片式二极管 | |
CN203456442U (zh) | 低成本、高适用性共晶装片半导体芯片背面金属化结构 | |
CN206727230U (zh) | 一种增加母排铜柱扭力和拉力的焊接装置 | |
CN205723634U (zh) | 一种压电片结构 | |
CN207021149U (zh) | 陶瓷电容 | |
CN102569244B (zh) | 具有强化板的半导体封装及其制造方法 | |
CN204382740U (zh) | 多功能型压敏胶粘膜 | |
CN205611070U (zh) | 一种指纹识别模组金属环的焊接结构 | |
CN202487566U (zh) | 半导体封装结构 | |
CN103824786B (zh) | 一种粗金丝键合方法 | |
CN206441721U (zh) | 一种预包封框架结构 | |
CN207517674U (zh) | 一种具有内凹结构的引线框架 | |
CN203733808U (zh) | 整流二极管器件 | |
CN206650125U (zh) | 用于将电池的极耳焊接在盖板上的焊头结构 | |
CN202662585U (zh) | 适用于半导体芯片背面金属化前处理的单面泡酸装置 | |
CN203659844U (zh) | 一种半导体焊线时用金属导线 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170510 |
|
RJ01 | Rejection of invention patent application after publication |