CN106653614B - The production method of retarder in a kind of digital isolator - Google Patents

The production method of retarder in a kind of digital isolator Download PDF

Info

Publication number
CN106653614B
CN106653614B CN201610903420.XA CN201610903420A CN106653614B CN 106653614 B CN106653614 B CN 106653614B CN 201610903420 A CN201610903420 A CN 201610903420A CN 106653614 B CN106653614 B CN 106653614B
Authority
CN
China
Prior art keywords
retarder
layer
digital isolator
insulating layer
production method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201610903420.XA
Other languages
Chinese (zh)
Other versions
CN106653614A (en
Inventor
葛晓欢
卢家福
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SINO WEALTH ELECTRONIC CO Ltd
Original Assignee
SINO WEALTH ELECTRONIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SINO WEALTH ELECTRONIC CO Ltd filed Critical SINO WEALTH ELECTRONIC CO Ltd
Priority to CN201610903420.XA priority Critical patent/CN106653614B/en
Publication of CN106653614A publication Critical patent/CN106653614A/en
Application granted granted Critical
Publication of CN106653614B publication Critical patent/CN106653614B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/645Inductive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Coils Or Transformers For Communication (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Manufacturing Cores, Coils, And Magnets (AREA)

Abstract

The invention discloses a kind of production methods of retarder in digital isolator characterized by comprising step 1 provides the wafer substrate comprising inner coil;Step 2, in one insulating layer of wafer deposition on substrate;Step 3, one seed layer of local deposits on the insulating layer;Step 4, on the seed layer, one pattern of lithographic definition, the pattern is Chong Die with the inner coil;Step 5 deposits a metal layer in the photoetching position of the step 4;Step 6 removes the insulating layer of step 2, retains the metal layer;Step 7 removes the seed layer of step 3, retains the metal layer;The metal layer of step 8, the reservation constitutes upper coil, and the upper and lower layer line circle overlaps to form the retarder.The present invention realizes the production of wafer level, is conducive to large-scale production, reduces cost, improves efficiency.And technological parameter is easier to control.

Description

The production method of retarder in a kind of digital isolator
Technical field
The present invention relates to the digital isolators in semicon industry, especially the wherein production method of retarder.
Background technique
In current electronic system, often there are many digital signals and analog signal to be transmitted, while requiring to have Very high resistive isolation characteristic realizes being isolated between electronic system and user, and optocoupler, Magnetic isolation and Capacitor apart is mostly used It realizes, but its power consumption, speed, isolation voltage etc. tend not to be optimal.A kind of commonplace mode is, with wireless Transmission is greatly improved to realize the isolation and transmitting of signal in aspect of performance.Specifically, digital isolator Side as the input of signal, after converting the signal into radio frequency signal, the other side carries out RF reception and processing, and Received signal is exported by Output.
Because using the transmitting that wireless signal carries out signal, the conversion of signal and transmission speed are fast, message data rate It can reach 150Mbps, size can also be made small, and power consumption is very low, and the propagation time is short, and isolation voltage is very high.
Retarder in this digital isolator is carried out by the way of metal wound wire.
As shown in Figure 1, traditional way is using in attachment after the inner coil 10 of digital isolator is completed Layer conductor 13 simultaneously fixes total with upper cover 11, and export lead 12 is drawn from 11 surface of upper cover.This production method due to Topping wire 13 is placed directly in centre using whole, and it is more difficult to be aligned, and not only causes performance unstable, moreover, complex process, raw It produces low efficiency and process parameter control is more difficult.
Summary of the invention
It should be appreciated that the general description and the following detailed description more than disclosure be all it is exemplary and illustrative, And it is intended that the disclosure as claimed in claim provides further explanation.
The present invention makes the production of lower metal coil fab and upper layer gold by providing a kind of completely new technological process of production Category coil encapsulation factory can be routed (RDL) by remapping and combine, and realize the production of entire retarder wafer level, no Production efficiency is only substantially increased, the cost of one single chip is reduced.Technological parameter is easier to control.
In order to achieve the above-mentioned object of the invention, the present invention provides a kind of production method of retarder in digital isolator, It is characterised by comprising:
Step 1 provides the wafer substrate comprising inner coil;
Step 2, in one insulating layer of wafer deposition on substrate;
Step 3, one seed layer of local deposits on the insulating layer;
Step 4, on the seed layer, one pattern of lithographic definition, the pattern is Chong Die with the inner coil;
Step 5 deposits a metal layer in the photoetching position of the step 4;
Step 6 removes the insulating layer of step 2, retains the metal layer;
Step 7 removes the seed layer of step 3, retains the metal layer;
The metal layer of step 8, the reservation constitutes upper coil, and the upper and lower layer line circle overlaps to form the shielding wire Circle.
It is preferable to, the present invention also to further disclose a kind of production method of retarder in digital isolator, It is characterized in that,
Insulating layer is polymolecular polymer in the step 2.
It is preferable to, the present invention also to further disclose a kind of production method of retarder in digital isolator, It is characterized in that,
The polymolecular polymer includes polyimides.
It is preferable to, the present invention also to further disclose a kind of production method of retarder in digital isolator, It is characterized in that,
The wafer includes 6 cun, 8 cun or 12 cun.
It is preferable to, the present invention also to further disclose a kind of production method of retarder in digital isolator, It is characterized in that,
10~the 20um of thickness of insulating layer.
It is preferable to, the present invention also to further disclose a kind of production method of retarder in digital isolator, It is characterized in that,
The upper coil includes gold, copper, nickel, palladium.
The present invention realizes the production of wafer level, is conducive to large-scale production, reduces cost, improves efficiency.And technique Parameter is easier to control.
Detailed description of the invention
In the following, referring to attached drawing, for those skilled in the art, from the detailed description to the method for the present invention In, above and other objects, features and advantages of the invention will be evident.
Fig. 1 is the schematic diagram of the digital isolator of the prior art;
Fig. 2 is the schematic diagram for removing the digital isolator after upper cover 11 in Fig. 1;
Fig. 3 illustrates flow sheet of the invention;
Fig. 4 illustrates the schematic diagram that retarder is made in the method for the present invention.
Appended drawing reference
10-- inner coils
11-- upper covers
12-- leads
13-- topping wires
20-- upper coils
Specific embodiment
Example is described implementation of the disclosure with detailed reference to attached drawing now.Now with detailed reference to the preferred implementation of the disclosure Example, its example is shown in the drawings.In the case of any possible, phase will be indicated using identical label in all the appended drawings Same or similar part.In addition, although term used in the disclosure is selected from public term, this Some terms mentioned in prospectus may be that applicant is judged to carry out selection as his or her, and detailed meanings are at this Illustrate in the relevant portion of the description of text.Furthermore, it is desirable that not only by used actual terms, and be also to by each Meaning that term is contained understands the disclosure.
Fig. 3 is referred to, production technological process of the invention is shown, illustrates each step in conjunction with the figure:
Step 1, a wafer substrate comprising inner coil 10 is provided;
Step 2, an insulating layer is deposited over the substrate, which generallys use polymolecular polymer P I, i.e. polyamides is sub- Amine (Polimide);
Step 3, pass through UBM technique local deposits seed layer;Here can remark additionally lower UBM technique
Step 4, using the pattern of lithographic definition upper coil 20, the pattern is Chong Die with inner coil 10;
Step 5, a metal layer, usually Au, to form upper coil 20 are deposited in the photoetching position of step 4;
Step 6, remove the insulating layer in step 2, the insulating layer in addition to metal layer is removed;
Step 7, seed layer, the upper coil 20 of reservation being made of metal Au are etched away;
Step 8, completely overlapped upper and lower layer line circle 20 and 10, as retarder are formed.
Finally add upper cover 11, and lead 12 drawn from upper cover 11, become digital isolator as shown in Figure 1 at Product.
It can see from above-mentioned process, Fig. 4 is the retarder schematic diagram being finally made by the process flow of Fig. 3, on Inner coil 10 and 20 is completely overlapped.
When retarder work of the invention, inner coil 10, which is powered, generates electric pulse, and the electric field of variation can generate magnetic , magnetic field is through the insulating layer between upper coil 20, so that upper coil 20 senses magnetic field.Changing magnetic field simultaneously Electric pulse is generated in upper coil 20 again, thus through the electric impulse signal between insulating layer transmitting different voltages domain.
Wafer employed in technique of the invention can be 6 cun, 8 cun or 12 cun.
The PI thickness of insulating layer employed in technique of the invention can be 10~20um, and the voltage completely cut off as needed comes It determines, according to following relationship to determine thickness of insulating layer.
Completely cut off voltage=thickness of insulating layer × insulating materials dielectric strength
In the present invention, the material of upper coil 20 is metal AU, this technique of thickness is 2um, if technique can be made It is thinner, be conducive to cost reduction.The material of upper coil 20 is not limited to gold simultaneously, can be copper, the powereds such as NiPdAu It can good metal.
The present invention realizes the production of wafer level, is conducive to large-scale production, reduces cost, improves efficiency.And technique Parameter is easier to control.
The description to preferred embodiment provided above, so that any technical staff in the art can be used or utilize this Invention.The various modifications of these embodiments are evident for personnel skilled in the art, it can be described here total Principle be applied to other embodiments without the use of creativeness.Thus, the present invention is not limited to embodiment depicted herein, and answers According to the widest range for meeting teachings disclosed herein and new feature.

Claims (6)

1. the production method of retarder in a kind of digital isolator characterized by comprising
Step 1 provides the wafer substrate comprising inner coil;
Step 2, in one insulating layer of wafer deposition on substrate;
Step 3, one seed layer of local deposits on the insulating layer;
Step 4, on the seed layer, one pattern of lithographic definition, the pattern is Chong Die with the inner coil;
Step 5 deposits a metal layer in the photoetching position of the step 4;
Step 6 removes the insulating layer of step 2, retains the metal layer;
Step 7 removes the seed layer of step 3, retains the metal layer;
The metal layer of step 8, the reservation constitutes upper coil, and the upper and lower layer line circle overlaps to form the retarder.
2. the production method of retarder in digital isolator according to claim 1, which is characterized in that
Insulating layer includes polymolecular polymer in the step 2.
3. the production method of retarder in digital isolator according to claim 2, which is characterized in that
The polymolecular polymer includes polyimides.
4. the production method of retarder in digital isolator according to claim 1 or 2 or 3, which is characterized in that
The wafer includes 6 cun, 8 cun or 12 cun.
5. the production method of retarder in digital isolator according to claim 4, which is characterized in that
10~the 20um of thickness of insulating layer.
6. the production method of retarder in digital isolator according to claim 5, which is characterized in that
The upper coil includes gold or copper or nickel or palladium.
CN201610903420.XA 2016-10-17 2016-10-17 The production method of retarder in a kind of digital isolator Expired - Fee Related CN106653614B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610903420.XA CN106653614B (en) 2016-10-17 2016-10-17 The production method of retarder in a kind of digital isolator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610903420.XA CN106653614B (en) 2016-10-17 2016-10-17 The production method of retarder in a kind of digital isolator

Publications (2)

Publication Number Publication Date
CN106653614A CN106653614A (en) 2017-05-10
CN106653614B true CN106653614B (en) 2019-03-29

Family

ID=58856801

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610903420.XA Expired - Fee Related CN106653614B (en) 2016-10-17 2016-10-17 The production method of retarder in a kind of digital isolator

Country Status (1)

Country Link
CN (1) CN106653614B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202772678U (en) * 2012-08-23 2013-03-06 华南理工大学 On-line monitoring equipment power supply system based on wireless power transmission technology
CN104022113A (en) * 2014-06-16 2014-09-03 中国科学院自动化研究所 Stackable digital isolator based on miniature transformer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002057032A (en) * 2000-08-10 2002-02-22 Nippon Shokubai Co Ltd Thin film magnetic device
KR101979025B1 (en) * 2012-08-01 2019-05-16 매그나칩 반도체 유한회사 Metal wiring of semiconductor device and method for manufacturing thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202772678U (en) * 2012-08-23 2013-03-06 华南理工大学 On-line monitoring equipment power supply system based on wireless power transmission technology
CN104022113A (en) * 2014-06-16 2014-09-03 中国科学院自动化研究所 Stackable digital isolator based on miniature transformer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
A 2.5kV Isolation 35kV/us CMR 250 Mbps Digital Isolator in Standard CMOS With a Small Transformer Driving Technique;Shunichi Kaeriyama,et al.;《IEEE JOURNAL OF SOLID-STATE CIRCUITS》;20120229;第47卷(第2期);全文

Also Published As

Publication number Publication date
CN106653614A (en) 2017-05-10

Similar Documents

Publication Publication Date Title
US9859231B2 (en) Radio frequency integrated circuit module
CN100380651C (en) Semiconductor device and electronic device
CN104022113B (en) A kind of stack digital isolator based on miniature transformer
US8133764B2 (en) Embedded inductor and method of producing thereof
US8896091B2 (en) Apparatus and methods for reducing impact of high RF loss plating
KR102184566B1 (en) Coil electronic component and manufacturing method thereof
US11091365B2 (en) MEMS package structure and manufacturing method thereof
JP2013535107A5 (en)
CN107171532B (en) Power module
CN109961939A (en) Coil block
CN101719415A (en) Plane spiral inductor
US20170004914A1 (en) Module and method for manufacturing the module
CN106653614B (en) The production method of retarder in a kind of digital isolator
CN105428325A (en) Preparation process of single-layer ultrathin substrate packaging structure with metal shielding layer and product thereof
EP3017461B1 (en) A substrate less die package having wires with dielectric and metal coatings and the method of manufacturing the same
EP2843698A2 (en) Cavity package with pre-molded substrate
JP2010114283A (en) Spiral inductor
CN114664801A (en) Digital isolator element
CN204315564U (en) Lead frame and semiconductor package body
US20150279791A1 (en) Semiconductor device
US10395816B2 (en) Magnetic device fabrication method
CN103123846B (en) Common-mode filter of multi layer spiral structure and preparation method thereof
US20150015344A1 (en) Common mode filter with multi-spiral layer structure and method of manufacturing the same
CN100536123C (en) Semiconductor device and electronic device
CN107658560A (en) A kind of ceramic antenna and its production technology for mobile terminal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190329

Termination date: 20211017