CN106648552B - 处理设备、异构处理系统和数据处理系统 - Google Patents

处理设备、异构处理系统和数据处理系统 Download PDF

Info

Publication number
CN106648552B
CN106648552B CN201611216183.6A CN201611216183A CN106648552B CN 106648552 B CN106648552 B CN 106648552B CN 201611216183 A CN201611216183 A CN 201611216183A CN 106648552 B CN106648552 B CN 106648552B
Authority
CN
China
Prior art keywords
thread
gpu
host cpu
access
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201611216183.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN106648552A (zh
Inventor
B·靳兹伯格
E·纳坦森
I·殴萨池依
Y·扎克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN106648552A publication Critical patent/CN106648552A/zh
Application granted granted Critical
Publication of CN106648552B publication Critical patent/CN106648552B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Processing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Multi Processors (AREA)
  • Image Generation (AREA)
  • Advance Control (AREA)
  • Processing Or Creating Images (AREA)
  • Digital Computer Display Output (AREA)
CN201611216183.6A 2011-07-29 2012-06-29 处理设备、异构处理系统和数据处理系统 Active CN106648552B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/193,779 US9633407B2 (en) 2011-07-29 2011-07-29 CPU/GPU synchronization mechanism
US13/193,779 2011-07-29
CN201280037791.4A CN103718156B (zh) 2011-07-29 2012-06-29 Cpu/gpu同步机制

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201280037791.4A Division CN103718156B (zh) 2011-07-29 2012-06-29 Cpu/gpu同步机制

Publications (2)

Publication Number Publication Date
CN106648552A CN106648552A (zh) 2017-05-10
CN106648552B true CN106648552B (zh) 2019-02-22

Family

ID=47596851

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201611216183.6A Active CN106648552B (zh) 2011-07-29 2012-06-29 处理设备、异构处理系统和数据处理系统
CN201280037791.4A Active CN103718156B (zh) 2011-07-29 2012-06-29 Cpu/gpu同步机制

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201280037791.4A Active CN103718156B (zh) 2011-07-29 2012-06-29 Cpu/gpu同步机制

Country Status (5)

Country Link
US (2) US9633407B2 (enExample)
EP (2) EP3211525B1 (enExample)
JP (2) JP5933000B2 (enExample)
CN (2) CN106648552B (enExample)
WO (1) WO2013019350A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9633407B2 (en) 2011-07-29 2017-04-25 Intel Corporation CPU/GPU synchronization mechanism
CN104205042B (zh) 2012-03-30 2019-01-08 英特尔公司 用于具有通用cpu核心和紧密耦合的加速器的处理核心的上下文切换机制
US9436395B2 (en) 2014-03-14 2016-09-06 Advanced Micro Devices, Inc. Mechanisms to save user/kernel copy for cross device communications
US20160381050A1 (en) 2015-06-26 2016-12-29 Intel Corporation Processors, methods, systems, and instructions to protect shadow stacks
US9830676B2 (en) 2015-07-28 2017-11-28 Intel Corporation Packet processing on graphics processing units using continuous threads
US10394556B2 (en) 2015-12-20 2019-08-27 Intel Corporation Hardware apparatuses and methods to switch shadow stack pointers
US10430580B2 (en) 2016-02-04 2019-10-01 Intel Corporation Processor extensions to protect stacks during ring transitions
MY190157A (en) 2016-08-31 2022-03-31 Asahi Chemical Ind Method for producing catalyst and method for producing acrylonitrile
CN107291559A (zh) * 2017-06-30 2017-10-24 武汉斗鱼网络科技有限公司 一种控制cpu线程和gpu线程同步的方法及装置
CN113358924B (zh) * 2021-04-30 2022-12-06 南方电网数字电网研究院有限公司 一种多线程双芯智能电表分时计量处理方法及装置
US12182635B2 (en) * 2021-08-18 2024-12-31 Micron Technology, Inc. Chained resource locking

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1549964A (zh) * 2002-01-04 2004-11-24 管理计算系统中协处理器的计算资源的方法和系统
US7773090B1 (en) * 2006-06-13 2010-08-10 Nvidia Corporation Kernel mode graphics driver for dual-core computer system
CN101884029A (zh) * 2007-12-03 2010-11-10 高通股份有限公司 具有锁定指示器的多线程处理器
CN102103567A (zh) * 2009-12-21 2011-06-22 英特尔公司 在异构处理器之间共享基于虚拟存储器的多版本数据

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440746A (en) 1992-11-06 1995-08-08 Seiko Epson Corporation System and method for synchronizing processors in a parallel processing environment
US7673304B2 (en) 2003-02-18 2010-03-02 Microsoft Corporation Multithreaded kernel for graphics processing unit
US7487502B2 (en) 2003-02-19 2009-02-03 Intel Corporation Programmable event driven yield mechanism which may activate other threads
US7788669B2 (en) * 2003-05-02 2010-08-31 Microsoft Corporation System for isolating first computing environment from second execution environment while sharing resources by copying data from first portion to second portion of memory
US20050050305A1 (en) * 2003-08-28 2005-03-03 Kissell Kevin D. Integrated mechanism for suspension and deallocation of computational threads of execution in a processor
US7765547B2 (en) * 2004-11-24 2010-07-27 Maxim Integrated Products, Inc. Hardware multithreading systems with state registers having thread profiling data
US7937709B2 (en) * 2004-12-29 2011-05-03 Intel Corporation Synchronizing multiple threads efficiently
JP2007258873A (ja) 2006-03-22 2007-10-04 Toshiba Corp 再生装置および再生方法
US8996846B2 (en) 2007-09-27 2015-03-31 Nvidia Corporation System, method and computer program product for performing a scan operation
US8413151B1 (en) * 2007-12-19 2013-04-02 Nvidia Corporation Selective thread spawning within a multi-threaded processing system
US8933953B2 (en) * 2008-06-30 2015-01-13 Intel Corporation Managing active thread dependencies in graphics processing
US8368701B2 (en) 2008-11-06 2013-02-05 Via Technologies, Inc. Metaprocessor for GPU control and synchronization in a multiprocessor environment
US8397241B2 (en) * 2008-11-13 2013-03-12 Intel Corporation Language level support for shared virtual memory
US7930519B2 (en) * 2008-12-17 2011-04-19 Advanced Micro Devices, Inc. Processor with coprocessor interfacing functional unit for forwarding result from coprocessor to retirement unit
US20130125133A1 (en) * 2009-05-29 2013-05-16 Michael D. Schuster System and Method for Load Balancing of Fully Strict Thread-Level Parallel Programs
US20110063305A1 (en) 2009-09-16 2011-03-17 Nvidia Corporation Co-processing techniques on heterogeneous graphics processing units
US9229779B2 (en) * 2009-12-28 2016-01-05 Empire Technology Development Llc Parallelizing heterogeneous network communications in smart devices based on selection of task allocation strategy
US9633407B2 (en) 2011-07-29 2017-04-25 Intel Corporation CPU/GPU synchronization mechanism

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1549964A (zh) * 2002-01-04 2004-11-24 管理计算系统中协处理器的计算资源的方法和系统
US7773090B1 (en) * 2006-06-13 2010-08-10 Nvidia Corporation Kernel mode graphics driver for dual-core computer system
CN101884029A (zh) * 2007-12-03 2010-11-10 高通股份有限公司 具有锁定指示器的多线程处理器
CN102103567A (zh) * 2009-12-21 2011-06-22 英特尔公司 在异构处理器之间共享基于虚拟存储器的多版本数据

Also Published As

Publication number Publication date
US9633407B2 (en) 2017-04-25
CN103718156B (zh) 2018-05-01
EP2737396A2 (en) 2014-06-04
EP2737396A4 (en) 2015-06-10
CN106648552A (zh) 2017-05-10
US20130027410A1 (en) 2013-01-31
EP3211525B1 (en) 2020-04-29
JP2016173836A (ja) 2016-09-29
EP3211525A1 (en) 2017-08-30
JP2014522038A (ja) 2014-08-28
WO2013019350A2 (en) 2013-02-07
US20170018051A1 (en) 2017-01-19
WO2013019350A3 (en) 2013-05-10
JP5933000B2 (ja) 2016-06-08
US9892481B2 (en) 2018-02-13
JP6219445B2 (ja) 2017-10-25
CN103718156A (zh) 2014-04-09

Similar Documents

Publication Publication Date Title
CN106648552B (zh) 处理设备、异构处理系统和数据处理系统
Sarkar et al. Software challenges in extreme scale systems
CN1538296B (zh) 用于调度协处理器的处理的方法和系统
KR101900436B1 (ko) 결합된 cpu/gpu 아키텍처 시스템에서의 디바이스의 발견 및 토폴로지 보고
JP2020173870A (ja) 中央処理装置（ｃｐｕ）と補助プロセッサとの間の改善した関数コールバック機構
JP2015007982A (ja) サブバッファオブジェクト
CN103064796A (zh) 虚拟机内存的共享方法与计算机系统
US10831539B2 (en) Hardware thread switching for scheduling policy in a processor
CN102654841A (zh) 细粒度分配虚拟机计算资源的方法和设备
Pumma et al. Towards scalable deep learning via I/O analysis and optimization
CN114328098A (zh) 一种慢节点检测方法、装置、电子设备及存储介质
US9792209B2 (en) Method and apparatus for cache memory data processing
Jo et al. Exploiting GPUs in virtual machine for BioCloud
JP5673666B2 (ja) マルチコアプロセッサシステム、割込プログラム、および割込方法
JP5708450B2 (ja) マルチコアプロセッサシステム、レジスタ利用方法、およびレジスタ利用プログラム
KR102014670B1 (ko) 서브그룹 간 데이터 공유
US11243800B2 (en) Efficient virtual machine memory monitoring with hyper-threading
CN103049305A (zh) 针对龙芯多核cpu模拟的动态代码转换的多线程化方法
Czarnul A multithreaded CUDA and OpenMP based power‐aware programming framework for multi‐node GPU systems
CN106068502A (zh) 用于细分的特权级的操作系统/管理程序效率
CN115698960A (zh) 用于监控资源使用的应用程序编程接口
JP2022542212A (ja) カーネルサポートを用いたデュラブルサービスに基づく耐障害オペレーティングシステムを構築すること
CN116028204B (zh) 进程管控方法和电子设备
JP2015097112A (ja) マルチコアプロセッサシステム、マルチコアプロセッサシステムの制御方法、およびマルチコアプロセッサシステムの制御プログラム
Potluri et al. Optimizing a Stencil-Based Application for Earthquake Modeling on Modern InfiniBand Clusters

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant