CN106647542A - DDS-based multipath sequential control device - Google Patents
DDS-based multipath sequential control device Download PDFInfo
- Publication number
- CN106647542A CN106647542A CN201710093338.XA CN201710093338A CN106647542A CN 106647542 A CN106647542 A CN 106647542A CN 201710093338 A CN201710093338 A CN 201710093338A CN 106647542 A CN106647542 A CN 106647542A
- Authority
- CN
- China
- Prior art keywords
- signal
- module
- dds
- multichannel
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/25—Pc structure of the system
- G05B2219/25257—Microcontroller
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Control Of Temperature (AREA)
Abstract
The invention discloses a DDS-based multipath sequential control device which comprises a DDS module, a multipath sequential generating module, a constant temperature module and a single chip, wherein the multipath sequential generating module is connected with the single chip, the DDS module and the constant temperature module and is used for controlling the multipath sequential generating module to generate a reference signal, a modulation signal, a detection signal and a temperature control signal through the single chip, sending the modulation signal to the DDS module, sending the reference signal and the detection signal to the single chip and sending the temperature control signal to the constant temperature module; the DDS module is connected with a user terminal and is used for generating a dominant frequency output signal under the control of the received modulation signal and sending to the user terminal; the user terminal is connected with the single chip and is used for acting according to the dominant frequency output signal and then sending a feedback signal to the single chip; the constant temperature module is connected with the user terminal.
Description
Technical field
The present invention relates to field of circuit technology, more particularly to a kind of multichannel time sequence control device based on DDS.
Background technology
In the market many devices need smart metastable signal to be controlled, and how accurate stable is defeated by signal
The topic into current awfully hot door is gone out.For the order output of signal, now more is controlled with sequential, at present
During produce pulse sequence method be the computer program write using Labview, this software has more intuitively figure
Observation, by software just coding debugging output, while controlling acousto-optic modulator and machinery by digital simulation (D/A) board
What is switched is switched on and off.It is software through pictures that the advantage of this method is this software, and the requirement to programming personnel is not than high.Lack
Point is that program needs not translating into machine language more, and the speed of service is slow, reacts in the case where multichannel is with different sequential exports
It is slower.
The content of the invention
The present invention provides a kind of multichannel time sequence control device based on DDS, solves above-mentioned technical problem, has reached offer
For the multichannel time sequence control device of signal output, in the case that the small sequential of control light pulse, multichannel are with different sequential exports
The technique effect of swift generation.
The present invention provides a kind of multichannel time sequence control device based on DDS, and the multichannel time sequence control device includes DDS moulds
Block, multichannel sequence generation module, thermostat module and single-chip microcomputer；The multichannel sequence generation module and the single-chip microcomputer, DDS moulds
Block, thermostat module connection, for producing reference signal, modulation letter by multichannel sequence generation module described in the Single-chip Controlling
Number, detection signal and temperature signal, and the modulated signal is sent to the DDS module, by the reference signal and detection
Signal is sent to the single-chip microcomputer, and the temperature signal is sent to the thermostat module；The DDS module connects with user side
Connect, for producing dominant frequency according to the control of the modulated signal for receiving user side is outputed signal to；The user side and institute
Single-chip microcomputer connection is stated, for feedback signal to be sent after acting on according to the dominant frequency output signal to the single-chip microcomputer；The constant temperature
Module is connected with user side, is that the user side produces stationary temperature under controlling in the temperature signal；The monolithic
Machine is used under reference signal effect, and the feedback signal is processed using detection signal.
Preferably, the MCLK pins connection external clock reference of the DDS module, makes the IOUT pins of the DDS module defeated
The degree of stability of the dominant frequency output signal for going out is consistent with external clock reference.
Preferably, the FSELECT pins of the DDS module are keying FM signal input, are provided with the DDS module
Two frequency control registers, by way of programming by the frequency value F 0, F1 for pre-setting preservation in a register, when
When FSELECT leads ends have square-wave signal to be input into, the IOUT leads ends of the DDS module will be posted from FREQUENCY CONTROL respectively therewith
The value of F1 or F0 is read in storage as output, and the phase place of signal can be kept unchanged.
Preferably, PSE, PSEL1 of the DDS module for two paths of signals frequency F1, F0 phase adjusted end, the PSE,
PSEL1 is grounded.
Preferably, the FSYNC pins of the DDS module, SCLK pins, SDATA pins are connected with the single-chip microcomputer, when
When the FSYNC is high level, SCLK, SDATA pin is high-impedance state；When FSYNC is low level, DDS will be in communication
State, when SCLK pins have the pulse of a trailing edge, will make to hang over the data write DDS data bufferings on data/address bus SDATA
Area, until a final DATA write when, the DDS module using according to the condition selecting F1 or F0 on pin FSELECT as
The output at IOUT ends.
Preferably, the thermostat module includes temperature setting acquisition module, heating coil loop and voltage source, the temperature
Arrange acquisition module, heating coil loop and voltage source to be sequentially connected in series to form loop.
Preferably, the pulse of the modulated signal that the multichannel sequence generation module is produced is in 7ms.
Preferably, reference signal, tune described in the Timer Controlling that the multichannel sequence generation module passes through the single-chip microcomputer
The output of signal processed, detection signal and temperature signal.
Preferably, the single-chip microcomputer makes the reference signal, modulated signal, inspection by the duty cycle parameters of control setting
Survey signal and temperature signal to require to export according to default low and high level.
The application has the advantages that：
The time sequence control device that the application passes through setting signal output, controls the generation of the small sequential of light pulse, the list
Piece machine controls the multichannel sequence generation module and produces reference signal, modulated signal, detection signal and temperature signal, has reached reality
Swift technique effect in the case that now multichannel is with different sequential exports.
Description of the drawings
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, embodiment will be described below
Needed for the accompanying drawing to be used be briefly described, it should be apparent that, drawings in the following description be only the present invention some
Embodiment.
Fig. 1 is a kind of schematic diagram of the multichannel time sequence control device based on DDS of the application better embodiment；
Fig. 2 is the schematic diagram of DDS module in the application Fig. 1；
Fig. 3 is the sequential chart of DDS module serial communication in the application Fig. 1；
Fig. 4 is the schematic diagram of thermostat module in the application Fig. 1；
Fig. 5 is the oscilloscope display oscillogram of multichannel sequence generation module in the application Fig. 1；
Fig. 6 is monolithic processor controlled flow chart in the application Fig. 1.
Specific embodiment
In order to be better understood from above-mentioned technical proposal, below in conjunction with Figure of description and specific embodiment to upper
State technical scheme to be described in detail.
Fig. 1 is a kind of schematic diagram of the multichannel time sequence control device based on DDS of the application better embodiment, refers to figure
1, the multichannel time sequence control device includes DDS module, multichannel sequence generation module, thermostat module and single-chip microcomputer.
The multichannel sequence generation module is connected with the single-chip microcomputer, DDS module, thermostat module, for by the list
Piece machine controls the multichannel sequence generation module and produces reference signal, modulated signal, detection signal and temperature signal, and will be described
Modulated signal is sent to the DDS module, and the reference signal and detection signal are sent to the single-chip microcomputer, by the temperature control
Signal is sent to the thermostat module；The pulse of the modulated signal that the multichannel sequence generation module is produced is in 7ms.It is described
Reference signal, modulated signal, detection signal and temperature described in the Timer Controlling that multichannel sequence generation module passes through the single-chip microcomputer
The output of control signal.Fig. 5 is referred to, the pulse length of modulation wishes control in 7ms.The time control of synchronous pulse is in 3ms
Left and right.Because synchronous sequence is the same, it is controlled with same programmable timing sequence pulse here.Temperature control is also controlled with square wave all the way,
Control time is 2ms.Equally, detection sequential is also controlled with square wave all the way, and control time is 1ms.So, total burst length
Control is within 10 milliseconds.
The multichannel sequence generation module is produced in reference signal, modulated signal, detection signal and temperature signal single-chip microcomputer
The road square wave of a Timer Controlling four output, by adjusting corresponding duty cycle parameters, make square wave by certain height electricity
Flat to require output, square wave level can saltus step during counter overflow.After completing a cycle level saltus step, sequential returns to starting point again
Start level saltus step.With high level starting, other three tunnels (synchronous, detection, temperature control) are initiated with first via square wave (modulated signal)
Low level.Refer to Fig. 6, the flow chart of the output of the road square wave of in the single-chip microcomputer a Timer Controlling four.Specific procedure
Can be：
Program initialization, defines program correlated variabless and assignment, program starting timing, first, second road and the 4th tunnel side
Ripple electricity average transition is simultaneously counted, and the 4th road square wave is counted and overflowed first, and the negative saltus step of level is simultaneously counted, and first and second road square wave continues
Existing level is kept to count, the 3rd road square wave is counted in the negative saltus step of the 4th road square wave level and overflowed, and level positive transition occurs, and is opened
Begin to count, then first, second and third tunnel counts and overflows simultaneously, and electric average transition is simultaneously counted.And then first and second, four tunnels count and overflow
Go out, level saltus step is simultaneously counted, the 4th tunnel counts overflows, and level is born and counted, first and second road square wave continues to keep existing level meter
Number, the 3rd road square wave is counted in the negative saltus step of the 4th road square wave level and overflowed, and level positive transition is simultaneously counted, and then first and second, four
Road counts overflows simultaneously, and level saltus step is simultaneously counted.So repeat.
Fig. 2 is referred to, the DDS module is connected with user side, for according to the control of the modulated signal for receiving
Produce dominant frequency and output signal to user side；The MCLK pins connection external clock reference of the DDS module, makes the DDS module
The degree of stability of the dominant frequency output signal of IOUT pins output is consistent with external clock reference.The FSELECT pins of the DDS module are
Keying FM signal input, is provided with two frequency control registers in the DDS module, will be set in advance by way of programming
The frequency value F 0, F1 put is preserved in a register, when FSELECT leads ends have square-wave signal to be input into, the DDS module
IOUT leads ends from frequency control register will read the value of F1 or F0 as output respectively therewith, and can keep signal
Phase place it is unchanged.PSE, PSEL1 of the DDS module for two paths of signals frequency F1, F0 phase adjusted end, the PSE,
PSEL1 is grounded.FSYNC pins, SCLK pins, the SDATA pins of the DDS module is connected with the single-chip microcomputer, when described
When FSYNC is high level, SCLK, SDATA pin is high-impedance state；When FSYNC be low level when, DDS will in communication state,
When SCLK pins have the pulse of a trailing edge, will make to hang over the data write DDS data buffer zones on data/address bus SDATA, directly
When writing to a final DATA, the DDS module using according to the condition selecting F1 or F0 on pin FSELECT as IOUT ends
Output.The DDS module with the external world primary communications (such as F1, F0 value) sequential be by pin FSYNC, SCLK, SDATA come
Complete, the sequential of its serial communication refers to Fig. 3.
When FSYNC is high level, SCLK, SDATA pin is high-impedance state.When FSYNC is low level, DDS will locate
In communication state, when now pin SCLK has the pulse of a trailing edge, will make to hang over the DATA writes on data/address bus SDATA
DDS data buffer zones, until when a final DATA writes, DDS will make according to the condition selecting F1 or F0 on pin FSELECT
For the output at IOUT ends.
For inside is without PLL times of frequency module DDS chip, the external clock frequency of pin MCLK inputs is the clock of system
Frequency, to export 5MHz frequency signals as a example by, the input end of clock signal frequency of MCLK is 20MHz.There are 2 32 inside DDS
Frequency control register (F0, F1), in above-mentioned serial communication sequential, DATA positions should be 32.It follows that in this MCLK
During outside input clock frequency 20MHz, the minimum frequency resolution of AD9832 is：
During IOUT output 20MHz, the value of corresponding 32 bit frequency control register is all 1；During output 5MHz, corresponding number
It is worth for (5MHz/20MHz) * 232, resulting decimal value is converted into into binary system 32 bit frequency control registers of correspondence
Value.According to serial communication sequential, corresponding 32 place value is written in corresponding frequency control register (such as by single-chip microcomputer
F0).32 place values also can be written to corresponding frequency by same principle, another road single-frequency of modulation by similar method
(such as F1) in control register.By the height for changing DDS pin FSELECT level, it is possible to realize F0, F1 frequency internally
Between switching, so as to export keying FM signal.The signal for wherein changing pin FSELECT level is produced by single-chip microcomputer.
The user side is connected with the single-chip microcomputer, for sending feedback signal after acting on according to the dominant frequency output signal
To the single-chip microcomputer；
The thermostat module is connected with user side, permanent under temperature signal control, being the user side generation
Fixed temperature；The thermostat module includes temperature setting acquisition module, heating coil loop and voltage source, and the temperature setting is adopted
Collection module, heating coil loop and voltage source are sequentially connected in series to form loop.Fig. 4 is referred to, two of which R and R1 are tool
There is the resistance of identical temperature coefficient, its resistance should select suitable with Rk.Here the value of R1 reflects actual isoperibol work
Ambient temperature T.Rk is a critesistor, and it is affixed on the surface of isoperibol, the building ring actual to measure isoperibol
Border temperature T；R1 is a digital potentiometer, its resistance is controlled by processor, to the working environment temperature for changing isoperibol
Degree T.Therefore when the operating ambient temperature T of isoperibol is unchanged, electric bridge is delivered to heating coil loop in balance in upper figure
Temperature-compensated voltage value be 0.Once the operating ambient temperature T of isoperibol changes, then the resistance of critesistor Rk will
Diminish (temperature rising) or become big (temperature reduction), then electric bridge two ends have voltage difference, Jing after operational amplifier A differential amplification
It is changed into temperature-compensated voltage and is delivered to voltage source, while export gives traditional heating wire coil loop.The gain amplifier of whole circuit
Adjusted by the negative feedback resistor Rw of operational amplifier, Rw is a digital potentiometer, and by adjusting the resistance of Rw above-mentioned electricity is reached
Road compensating factor changes function.
The single-chip microcomputer is used under reference signal effect, and the feedback signal is processed using detection signal.Institute
State single-chip microcomputer by control setting duty cycle parameters, make the reference signal, modulated signal, detection signal and temperature signal by
Require to export according to default low and high level.
The application has the advantages that：
The time sequence control device that the application passes through setting signal output, controls the generation of the small sequential of light pulse, the list
Piece machine controls the multichannel sequence generation module and produces reference signal, modulated signal, detection signal and temperature signal, has reached reality
Swift technique effect in the case that now multichannel is with different sequential exports.
It should be noted last that, above specific embodiment only to illustrate technical scheme and unrestricted,
Although being described in detail to the present invention with reference to example, it will be understood by those within the art that, can be to the present invention
Technical scheme modify or equivalent, without deviating from the spirit and scope of technical solution of the present invention, it all should cover
In the middle of scope of the presently claimed invention.
Claims (9)
1. a kind of multichannel time sequence control device based on DDS, it is characterised in that the multichannel time sequence control device includes DDS moulds
Block, multichannel sequence generation module, thermostat module and single-chip microcomputer；
The multichannel sequence generation module is connected with the single-chip microcomputer, DDS module, thermostat module, for by the single-chip microcomputer
Control the multichannel sequence generation module and produce reference signal, modulated signal, detection signal and temperature signal, and by the modulation
Signal is sent to the DDS module, and the reference signal and detection signal are sent to the single-chip microcomputer, by the temperature signal
Send to the thermostat module；
The DDS module is connected with user side, for producing dominant frequency output letter according to the control of the modulated signal for receiving
Number to user side；
The user side is connected with the single-chip microcomputer, for feedback signal to be sent after acting on according to the dominant frequency output signal to institute
State single-chip microcomputer；
The thermostat module is connected with user side, constant under temperature signal control, being the user side generation
Temperature；
The single-chip microcomputer is used under reference signal effect, and the feedback signal is processed using detection signal.
2. multichannel time sequence control device as claimed in claim 1, it is characterised in that the MCLK pins connection of the DDS module
External clock reference, makes the degree of stability of the dominant frequency output signal that the IOUT pins of the DDS module export consistent with external clock reference.
3. multichannel time sequence control device as claimed in claim 2, it is characterised in that the FSELECT pins of the DDS module are
Keying FM signal input, is provided with two frequency control registers in the DDS module, will be set in advance by way of programming
The frequency value F 0, F1 put is preserved in a register, when FSELECT leads ends have square-wave signal to be input into, the DDS module
IOUT leads ends from frequency control register will read the value of F1 or F0 as output respectively therewith, and can keep signal
Phase place it is unchanged.
4. multichannel time sequence control device as claimed in claim 3, it is characterised in that PSE, PSEL1 of the DDS module is two
The phase adjusted end of road signal frequency F1, F0, PSE, PSEL1 ground connection.
5. multichannel time sequence control device as claimed in claim 3, it is characterised in that the FSYNC pins of the DDS module,
SCLK pins, SDATA pins are connected with the single-chip microcomputer, and when the FSYNC is high level, SCLK, SDATA pin is height
Resistance state；When FSYNC is low level, DDS when SCLK pins have the pulse of a trailing edge, will will make extension in communication state
Data write DDS data buffer zones on data/address bus SDATA, until when a final DATA writes, the DDS module will
According to the condition selecting F1 or F0 on pin FSELECT as IOUT ends output.
6. multichannel time sequence control device as claimed in claim 1, it is characterised in that the thermostat module is adopted including temperature setting
Collection module, heating coil loop and voltage source, the temperature setting acquisition module, heating coil loop and voltage source are sequentially connected in series
Connection forms loop.
7. multichannel time sequence control device as claimed in claim 1, it is characterised in that what the multichannel sequence generation module was produced
The pulse of the modulated signal is in 7ms.
8. multichannel time sequence control device as claimed in claim 1, it is characterised in that the multichannel sequence generation module passes through institute
State the output of reference signal, modulated signal, detection signal and temperature signal described in the Timer Controlling of single-chip microcomputer.
9. multichannel time sequence control device as claimed in claim 8, it is characterised in that the single-chip microcomputer is accounted for by control setting
Sky makes the reference signal, modulated signal, detection signal and temperature signal defeated according to default low and high level requirement than parameter
Go out.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710093338.XA CN106647542A (en) | 2017-02-21 | 2017-02-21 | DDS-based multipath sequential control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710093338.XA CN106647542A (en) | 2017-02-21 | 2017-02-21 | DDS-based multipath sequential control device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106647542A true CN106647542A (en) | 2017-05-10 |
Family
ID=58845794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710093338.XA Pending CN106647542A (en) | 2017-02-21 | 2017-02-21 | DDS-based multipath sequential control device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106647542A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107482476A (en) * | 2017-09-13 | 2017-12-15 | 江汉大学 | A kind of laser frequency stabilising arrangement |
| CN108919730A (en) * | 2018-08-31 | 2018-11-30 | 西安航天动力技术研究所 | A kind of portable rocket flight timing sequence test instrument |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203166948U (en) * | 2013-03-29 | 2013-08-28 | 江汉大学 | Time sequence control system |
| CN203883807U (en) * | 2014-04-18 | 2014-10-15 | 江汉大学 | Digital atomic frequency standard system circuit |
| CN204065906U (en) * | 2014-04-15 | 2014-12-31 | 江汉大学 | Multi-path synchronous signal generation device |
| CN104410410A (en) * | 2014-11-27 | 2015-03-11 | 江汉大学 | Pulse signal source device |
| CN204832855U (en) * | 2015-06-30 | 2015-12-02 | 安徽四创电子股份有限公司 | High sample rate frequency diversity pulse generator based on AD9914 design |
| WO2016192918A1 (en) * | 2015-06-02 | 2016-12-08 | Asml Netherlands B.V. | Monitoring apparatus, lithographic apparatus and method of monitoring a change in a property |
-
2017
- 2017-02-21 CN CN201710093338.XA patent/CN106647542A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203166948U (en) * | 2013-03-29 | 2013-08-28 | 江汉大学 | Time sequence control system |
| CN204065906U (en) * | 2014-04-15 | 2014-12-31 | 江汉大学 | Multi-path synchronous signal generation device |
| CN203883807U (en) * | 2014-04-18 | 2014-10-15 | 江汉大学 | Digital atomic frequency standard system circuit |
| CN104410410A (en) * | 2014-11-27 | 2015-03-11 | 江汉大学 | Pulse signal source device |
| WO2016192918A1 (en) * | 2015-06-02 | 2016-12-08 | Asml Netherlands B.V. | Monitoring apparatus, lithographic apparatus and method of monitoring a change in a property |
| CN204832855U (en) * | 2015-06-30 | 2015-12-02 | 安徽四创电子股份有限公司 | High sample rate frequency diversity pulse generator based on AD9914 design |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107482476A (en) * | 2017-09-13 | 2017-12-15 | 江汉大学 | A kind of laser frequency stabilising arrangement |
| CN108919730A (en) * | 2018-08-31 | 2018-11-30 | 西安航天动力技术研究所 | A kind of portable rocket flight timing sequence test instrument |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103645665A (en) | Programmable signal generator and signal generation method thereof | |
| CN106647542A (en) | DDS-based multipath sequential control device | |
| CN102904550A (en) | Multi-channel synchronous waveform generator based on AD9959 | |
| CN202929519U (en) | Multichannel phase adjustable signal generator | |
| CN105388805A (en) | SPI (Serial Peripheral Interface) bus-based measurement control system | |
| CN107256200A (en) | The system and method for one kind of multiple EDID data selectively output | |
| CN106055512B (en) | A kind of MIPI interface RAW10 data recombination coding and reading method | |
| CN109413339A (en) | A kind of vision signal generating means and method | |
| CN112470137A (en) | Master and slave device having cascade structure | |
| CN106708167A (en) | Clock adjustment method and controller | |
| CN112579495B (en) | GPIO controller | |
| CN112382224A (en) | Aging test method and system for module | |
| CN104460826A (en) | FPGA (field programmable gate array)-based MIPI (mobile industry processor interface) module DSI clock reconfiguration realizing method | |
| EP1959324A2 (en) | Resonant frequency identification | |
| CN105116802A (en) | An apparatus and method for generating deterministic clock jittering | |
| CN104391817A (en) | Electronic system synchronous with peripheral equipment | |
| CN209017167U (en) | A kind of vision signal generating means | |
| CN102693200A (en) | SPI (serial peripheral interface) communication port based on CPLD (complex programmable logic device) | |
| CN115826505A (en) | Multi-axis electro-hydraulic servo slave station control system based on synchronous real-time Ethernet | |
| CN202453878U (en) | SPI (Serial Peripheral Interface) communication port based on CPLD (Complex Programmable Logic Device) | |
| CN205247119U (en) | Gradual signal real -time supervision device of low frequency | |
| CN207625530U (en) | A kind of circuits for being compatible with different startup tfi modules | |
| CN102932357B (en) | Accelerator high-frequency digital low-level Ethernet communication system and communication method | |
| CN106771654A (en) | Pulse generation and pulse width measure board based on pci bus | |
| CN105913809A (en) | Device and method for adjusting backlight brightness of liquid crystal display module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170510 |
|
| RJ01 | Rejection of invention patent application after publication |