CN106610847A - Upgrading processing method - Google Patents
Upgrading processing method Download PDFInfo
- Publication number
- CN106610847A CN106610847A CN201510698728.0A CN201510698728A CN106610847A CN 106610847 A CN106610847 A CN 106610847A CN 201510698728 A CN201510698728 A CN 201510698728A CN 106610847 A CN106610847 A CN 106610847A
- Authority
- CN
- China
- Prior art keywords
- cpld
- register information
- pin
- pin signal
- backup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
- G06F9/44521—Dynamic linking or loading; Link editing at or after load time, e.g. Java class loading
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
An embodiment of the invention provides an upgrading processing method. The upgrading processing method comprises the steps of loading an upgrading program to a flash memory of a complex programmable logic device (CPLD) through a background pattern; performing backup on register information and a pin signal of the CPLD when a backup command order is operated; locking a pin of the CPLD; loading the upgrading program in the flash memory of the CPLD to a static random-access memory (SRAM) of the CPLD; and recovering the register information and the pin signal of the CPLD according to the backuped register information and pin signal of the CPLD, and after recovering the register information and the pin signal of the CPLD, releasing the pin of the CPLD to complete the upgrading processing of the CPLD. Consistency of equipment states of the CPLD before upgrading and after upgrading can be ensured without interrupting the current system service, so that impact to the service is avoided, and system reliability is improved.
Description
Technical field
The present invention relates to communication technical field, more particularly to a kind of upgrade processing method.
Background technology
CPLD (complex programmable logic device, referred to as：
CPLD it is) a kind of digital integrated electronic circuit according to user's request constitutive logic function, widely should
For in various communication network devices.With the reliability to equipment, security requirement more and more higher,
If CPLD operationally goes wrong, or user's request change, then need to upgrade CPLD's
Program.But, the pin of CPLD can be discharged after the program of CPLD of generally having upgraded, so may be used
Before and after causing to upgrade there is saltus step in the pin signal of CPLD, before and after causing CPLD places equipment
State differs, the concordance for needing by resetting to ensure state before and after upgrading, so as to cause equipment to be worked as
Front service disconnection.It is key signal in the event of the signal of saltus step, the control signal of such as equipment is used
The function of some Service Processing Modules on the control device, it is possible to affect the business of whole equipment.
The content of the invention
The embodiment of the present invention provides a kind of upgrade processing method, it is not necessary to interrupt the current business of system, can
With ensure CPLD upgrading before with upgrading after equipment state concordance.Avoid impact being produced to business, carry
The high reliability of system.
The embodiment of the present invention provides a kind of upgrade processing method, including：
ROMPaq is loaded in the flash memory of complex programmable logic device (CPLD) by background mode；
When backup command word is run to, the register information and pin signal of the CPLD are backed up；
Lock the pin of the CPLD；
The static random that the ROMPaq in the flash memory of the CPLD is loaded into the CPLD is deposited
In reservoir SRAM；
The deposit of the CPLD is recovered according to the register information and pin signal of the CPLD of backup
Device information and pin signal；
After completing to recover the register information of the CPLD and pin signal, discharge the CPLD's
Pin.
Method as above, wherein, ROMPaq is loaded into by CPLD by background mode described
Flash memory in before, methods described also includes：
Serial vector format SVF files are generated, backup command word and recovery are added in the SVF files
Command word；Wherein, the SVF files are used for the upgrade process for indicating the CPLD, described standby
Part command word, for indicating the register information and pin signal of the backup CPLD, the recovery life
Word is made, for indicating to recover the register information and pin signal of the CPLD.
Method as above, wherein, it is described that ROMPaq is loaded into into CPLD's by background mode
Flash memory includes：
The SVF files are loaded in the flash memory of the CPLD, according to described by background mode
The embedded on-line system of SVF file generateds programs virtual machine ispVME data files, and performs described
IspVME data files；Wherein, the ispVME data files are used for the upgrading for performing the CPLD
Process, the ispVME data files include the backup command word and the recovery command word.
Method as above, wherein, the register information and pipe of the CPLD according to backup
Foot signal recovers the register information and pin signal of the CPLD to be included：
When the recovery command word is run to, with the register information and pin of the CPLD of backup
Signal recovers the register information and pin signal of the CPLD.
ROMPaq is loaded into by the upgrade processing method of the CPLD that the present invention is provided by background mode
In the flash memory of complex programmable logic device (CPLD)；When backup command word is run to, backup is described
The register information and pin signal of CPLD；Lock the pin of the CPLD；By the CPLD's
The ROMPaq in flash memory is loaded in the SRAM SRAM of the CPLD；According to
The register information and pin signal of the CPLD of backup recover the register information of the CPLD and
Pin signal, after completing to recover the register information of the CPLD and pin signal, release is described
The pin of CPLD, completes the upgrading processing of CPLD, it is ensured that CPLD upgrading before with upgrade after set
The concordance of standby state, will not interrupt the business of current system, it is to avoid produce impact to business, improve
The reliability of system.
Description of the drawings
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to reality
Apply accompanying drawing to be used needed for example or description of the prior art to be briefly described, it should be apparent that, under
Accompanying drawing in the description of face is some embodiments of the present invention, for those of ordinary skill in the art,
On the premise of not paying creative labor, can be with according to these other accompanying drawings of accompanying drawings acquisition.
Fig. 1 is the flow chart of upgrade processing method provided in an embodiment of the present invention.
Specific embodiment
To make purpose, technical scheme and the advantage of the embodiment of the present invention clearer, below in conjunction with this
Accompanying drawing in bright embodiment, is clearly and completely described to the technical scheme in the embodiment of the present invention,
Obviously, described embodiment is a part of embodiment of the invention, rather than the embodiment of whole.It is based on
Embodiment in the present invention, those of ordinary skill in the art are obtained under the premise of creative work is not made
The every other embodiment for obtaining, belongs to the scope of protection of the invention.
Fig. 1 is the flow chart of upgrade processing method provided in an embodiment of the present invention, can be used for the CPLD
The normal work of CPLD in the equipment running process of place, is not interrupted, the program to the CPLD is needed
Under the scene of upgrading, it is possible to achieve the operation of the CPLD that upgrades under equipment on-line state.As shown in figure 1,
The upgrade processing method includes：
Step 101, ROMPaq is loaded in the flash memory of CPLD by background mode.
Specifically, the ROMPaq of CPLD can be loaded into CPLD by background mode by upgrading processing device
Flash memory Flash in.Wherein, the ROMPaq of CPLD is loaded into into CPLD's by background mode
In Flash, it is ensured that the normal work of CPLD.In the embodiment of the present invention, the upgrading processing device
Can be special equipment, it is also possible to be located in an equipment, as long as the present invention can be realized with the CPLD
The technical scheme of embodiment, is not construed as limiting to this embodiment of the present invention.
Step 102, the register information and pin that when backup command word is run to, back up the CPLD
Signal.
The register information of CPLD and pin signal are backuped to the upgrading processing dress by upgrading processing device
In the memory element put.
Step 103, the pin for locking the CPLD.
Upgrading processing device locks the pin status of current CPLD.
Step 104, the ROMPaq in the flash memory of the CPLD is loaded into into the CPLD's
In SRAM.
Upgrading processing device is loaded into CPLD in the Flash by the ROMPaq of CPLD from CPLD
Interior SRAM (Static Random-Access Memory, abbreviation：SRAM operation in),
Complete the upgrading of CPLD.
Step 105, according to backup the CPLD register information and pin signal recover described in
The register information and pin signal of CPLD.
After CPLD upgradings, in addition it is also necessary to recover register information and pin signal before CPLD upgradings.
The register information of the CPLD backed up in step 102 and pin signal are upgraded by upgrading processing device
The register information and pin signal of front CPLD is returned to currently, i.e. in the CPLD after upgrading.
The register information after register information and pin signal and CPLD upgrading before so CPLD upgradings and
Pin signal is consistent, thereby may be ensured that equipment CPLD upgrading before with upgrade after state it is consistent
Property.
Step 106, complete to recover the register information of the CPLD and pin signal after, discharge institute
State the pin of CPLD.
After completing to recover the register information of the CPLD and pin signal, upgrading processing device is released
The pin of the locked CPLD is put, makes the signal that the pin of the CPLD is exported described with upgrading
The signal of the pin output of CPLD as described before CPLD is consistent.For example, upgrading CPLD's
Before program, the pin signal of CPLD is high level, and pin signal is backed up, in upgrading CPLD
Program after, due to according to backup pin signal recover CPLD pin signal, so upgrading after
CPLD pin on control signal will not saltus step, be still high level.
Before above-mentioned steps 101, methods described also includes：Generate serial vector format (Serial Vector
Format, referred to as：SVF) file, adds backup command word in the SVF files and recovers order
Word；Wherein, the SVF files are used for the upgrade process for indicating the CPLD, the backup life
Make word for indicate the backup CPLD register information and pin signal, the recovery command word use
In the register information and pin signal that indicate the recovery CPLD.
Specifically, SVF files described in the schema creation that upgrading processing device is loaded with backstage, in the SVF
First position in file adds the backup command word, adds the recovery command word in the second position.
The first position is before the pin status of the CPLD are locked；The second position is will be described
It is after the ROMPaq of CPLD is run in being loaded into the SRAM of the CPLD and described in release
Before the pin of CPLD.
It is described the flash memory that ROMPaq is loaded into CPLD to be included by background mode：By backstage mould
Formula is loaded into the SVF files in the flash memory of the CPLD, embedding according to the SVF file generateds
Enter formula on-line system programming virtual machine (English：In-System Programming Vitual Machine
Embedded, referred to as：IspVME) data file, and perform the ispVME data files；Wherein,
The ispVME data files are used for the upgrading processing for performing the CPLD, the ispVME data
File includes the backup command word and the recovery command word.
When upgrading processing device is resolved to the backup command word in ispVME data files, into backup
Flow process, performs the register information and pin signal of the CPLD that backup is current, that is, before upgrading, i.e.,
Step 102.When upgrading processing device is resolved to the recovery command word in ispVME data files, enter
Recover flow process, perform to return to the register information and pin signal of the CPLD of above-mentioned backup and work as
Before, that is, in the register information and pin signal of the CPLD after upgrading, i.e. step 105.So
The SVF files can just indicate that the escalation process of the CPLD is performed according to above-mentioned steps 101～105.
In the present embodiment, the ROMPaq of CPLD is loaded into by background mode for the Flash of CPLD
In after, back up CPLD register information and pin signal, then again by the Flash of CPLD
ROMPaq be loaded in the SRAM of CPLD, at this moment not immediately discharge CPLD pin, and
It is first the register information of the CPLD of above-mentioned backup and pin signal to be returned in the CPLD, makes
Upgrading before with upgrade after CPLD register information and pin signal be consistent, finally discharge institute again
The pin of CPLD is stated, the upgrading processing of CPLD is completed, it is ensured that before CPLD upgradings and after upgrading
The concordance of equipment state, will not interrupt the business of current system, it is to avoid produce impact to business, improve
The reliability of system.
Because the ROMPaq of CPLD is loaded into CPLD's by background mode by upgrading processing device
Time-consuming longer in Flash, during this period of time upgrading processing device is that current CPLD cannot be grasped
Make, if backing up CPLD's before the ROMPaq of CPLD is loaded in the Flash of CPLD
Register information and pin signal, are so possible to be loaded into CPLD's in the ROMPaq of CPLD
In Flash, in this period, the output signal of CPLD can change, so as to cause CPLD upgrading before with
Output signal after upgrading is inconsistent, so after be loaded into,
Carry out again backing up the register information and pin signal of CPLD.Because from the depositor letter of backup CPLD
Breath and pin signal are to the register information and time-consuming very short, the institute of this process of pin signal for recovering CPLD
With thus further can ensure CPLD before upgrading with upgrading after state consistency, make be
System is more stable.
One of ordinary skill in the art will appreciate that：Realize all or part of step of above-mentioned each method embodiment
Suddenly can be completed by the related hardware of programmed instruction.Aforesaid program can be stored in a computer can
Read in storage medium.The program upon execution, performs the step of including above-mentioned each method embodiment；And
Aforesaid storage medium includes：ROM, RAM, magnetic disc or CD etc. are various can be with store program codes
Medium.
Finally it should be noted that：Various embodiments above is only illustrating technical scheme rather than right
Its restriction；Although being described in detail to the present invention with reference to foregoing embodiments, this area it is common
Technical staff should be understood：Which still can be modified to the technical scheme described in foregoing embodiments,
Or equivalent is carried out to which part or all technical characteristic；And these modifications or replacement, and
The scope of the essence disengaging various embodiments of the present invention technical scheme of appropriate technical solution is not made.
Claims (4)
1. a kind of upgrade processing method, it is characterised in that include：
ROMPaq is loaded in the flash memory of complex programmable logic device (CPLD) by background mode；
When backup command word is run to, the register information and pin signal of the CPLD are backed up；
Lock the pin of the CPLD；
The static random that the ROMPaq in the flash memory of the CPLD is loaded into the CPLD is deposited
In reservoir SRAM；
The deposit of the CPLD is recovered according to the register information and pin signal of the CPLD of backup
Device information and pin signal；
After completing to recover the register information of the CPLD and pin signal, discharge the CPLD's
Pin.
2. method according to claim 1, it is characterised in that will be risen by background mode described
Before level program is loaded in the flash memory of CPLD, methods described also includes：
Serial vector format SVF files are generated, backup command word and recovery are added in the SVF files
Command word；Wherein, the SVF files are used for the upgrade process for indicating the CPLD, described standby
Part command word, for indicating the register information and pin signal of the backup CPLD, the recovery life
Word is made, for indicating to recover the register information and pin signal of the CPLD.
3. method according to claim 2, it is characterised in that described to be upgraded by background mode
Program is loaded into the flash memory of CPLD to be included：
The SVF files are loaded in the flash memory of the CPLD, according to described by background mode
The embedded on-line system of SVF file generateds programs virtual machine ispVME data files, and performs described
IspVME data files；Wherein, the ispVME data files are used for the upgrading for performing the CPLD
Process, the ispVME data files include the backup command word and the recovery command word.
4. according to the method in claim 2 or 3, it is characterised in that described according to backup
The register information of CPLD and pin signal recover the register information and pin signal packet of the CPLD
Include：
When the recovery command word is run to, with the register information and pin of the CPLD of backup
Signal recovers the register information and pin signal of the CPLD.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510698728.0A CN106610847A (en) | 2015-10-22 | 2015-10-22 | Upgrading processing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510698728.0A CN106610847A (en) | 2015-10-22 | 2015-10-22 | Upgrading processing method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106610847A true CN106610847A (en) | 2017-05-03 |
Family
ID=58612642
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510698728.0A Pending CN106610847A (en) | 2015-10-22 | 2015-10-22 | Upgrading processing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106610847A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020140734A1 (en) * | 2019-01-02 | 2020-07-09 | 武汉光迅科技股份有限公司 | Online program update method for optical amplifier, and device |
| CN112306536A (en) * | 2020-11-25 | 2021-02-02 | 山东云海国创云计算装备产业创新中心有限公司 | Mainboard, chip thereof and chip upgrading method |
| CN113741928A (en) * | 2021-07-25 | 2021-12-03 | 苏州浪潮智能科技有限公司 | Firmware upgrading method and system of logic device based on I2C |
-
2015
- 2015-10-22 CN CN201510698728.0A patent/CN106610847A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020140734A1 (en) * | 2019-01-02 | 2020-07-09 | 武汉光迅科技股份有限公司 | Online program update method for optical amplifier, and device |
| US12050898B2 (en) | 2019-01-02 | 2024-07-30 | Accelink Technologies Co., Ltd. | Online program update method for optical amplifier, and device |
| CN112306536A (en) * | 2020-11-25 | 2021-02-02 | 山东云海国创云计算装备产业创新中心有限公司 | Mainboard, chip thereof and chip upgrading method |
| CN112306536B (en) * | 2020-11-25 | 2023-09-29 | 山东云海国创云计算装备产业创新中心有限公司 | Main board, chip thereof and chip upgrading method |
| CN113741928A (en) * | 2021-07-25 | 2021-12-03 | 苏州浪潮智能科技有限公司 | Firmware upgrading method and system of logic device based on I2C |
| CN113741928B (en) * | 2021-07-25 | 2023-07-14 | 苏州浪潮智能科技有限公司 | Firmware upgrading method and system of logic device based on I2C |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105094876B (en) | The upgrade processing method of CPLD, device and system | |
| CN104995627B (en) | Cipher key revocation in system-on-chip apparatus | |
| CN105122258B (en) | Method, computing system and the article that system is configured | |
| CN104918114B (en) | A kind of operating system update method and device | |
| CN100373337C (en) | Guide system of embedded system | |
| US20140310698A1 (en) | Apparatus and method for upgrading firmware of mobile terminal | |
| CN105468387A (en) | Upgrade processing method, device and system | |
| CN107748702A (en) | Date storage method, restoration methods, relevant apparatus and system | |
| CN102236764B (en) | Method and monitoring system for Android system to defend against desktop information attack | |
| CN104572352B (en) | A kind of POS terminal critical data back-up restoring method | |
| CN107908496A (en) | For the method and MCU recovered automatically after the error of MCU firmwares | |
| CN103827812B (en) | The use of options read only memory | |
| WO2012097691A1 (en) | Data backup method and device | |
| CN104331318B (en) | A kind of Embedded Double system and its method of work | |
| CN104636171A (en) | Upgrading method and device and mobile device | |
| CN111143132B (en) | BIOS recovery method, device, equipment and readable storage medium | |
| CN106610847A (en) | Upgrading processing method | |
| CN108170495A (en) | A kind of BIOS upgrade methods, system, equipment and computer readable storage medium | |
| CN106610849A (en) | Upgrading processing method for complex programmable logic device | |
| CN104142838A (en) | Method and equipment for starting up mobile communication terminal | |
| CN106610844A (en) | Upgrading processing method | |
| CN105426268B (en) | A kind of method of file system corruption when preventing the protective relaying device from powering off | |
| CN103995717B (en) | A kind of method of embedded device software upgrading | |
| CN106156626A (en) | A kind of method and apparatus of security of system upgrading | |
| CN102880478A (en) | Software updating method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170503 |
|
| WD01 | Invention patent application deemed withdrawn after publication |