CN106383788A - Verification test instance judgment method - Google Patents

Verification test instance judgment method Download PDF

Info

Publication number
CN106383788A
CN106383788A CN201610928389.5A CN201610928389A CN106383788A CN 106383788 A CN106383788 A CN 106383788A CN 201610928389 A CN201610928389 A CN 201610928389A CN 106383788 A CN106383788 A CN 106383788A
Authority
CN
China
Prior art keywords
function
test case
coverage
test instance
verification environment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610928389.5A
Other languages
Chinese (zh)
Inventor
朱思良
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Integrated Circuit Co Ltd
Original Assignee
Shanghai Huahong Integrated Circuit Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Integrated Circuit Co Ltd filed Critical Shanghai Huahong Integrated Circuit Co Ltd
Priority to CN201610928389.5A priority Critical patent/CN106383788A/en
Publication of CN106383788A publication Critical patent/CN106383788A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/3668Software testing
    • G06F11/3672Test management
    • G06F11/3676Test management for coverage analysis
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/3668Software testing
    • G06F11/3672Test management
    • G06F11/3684Test management for test design, e.g. generating new test cases

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The invention discloses a verification test instance judgment method comprising the steps that a test instance drives a verification environment to emit a motivation and the verification environment detects whether a response of a module to be tested is correct at a simulation stage; after all motivations are completely sent and collection of the responses is completed, if a function coverage rate cannot reach 100%, it means that the test instance does not emit the motivation according to preset and emits a signal that is not passed by error simulation of the test instance. According to the method provided by the invention, whether the test instance completes needed functions can be automatically judged, and verification errors can be reduced.

Description

Checking test case determination methods
Technical field
The present invention relates to simulating, verifying field, more particularly to a kind of verification test cases (referred to as " test case ", similarly hereinafter) are sentenced Disconnected method.
Background technology
The function of design to be verified in simulating, verifying, is excited by test case.With checking propulsion, the modification of design, Whether checking target is guaranteed always in whole verification process at the beginning, and checking test case is in the later stage only by verification environment Output by or unsuccessfully carry out result of determination, if test case does not have it is anticipated that sending excitation, and target to be verified is not yet Meeting output error result, this just leaves certain hidden danger.
Content of the invention
The technical problem to be solved in the present invention is to provide a kind of checking test case determination methods, automatically whether can judge test case Complete the function of needing, reduce checking error.
For solving above-mentioned technical problem, the checking test case determination methods of the present invention adopt the following technical scheme that realization: In simulation stage, test case drives verification environment to send excitation, and verification environment detects whether the response of module to be measured is correct;All Excitation all sends, after response collection finishes, if function coverage can not reach 100% then it is assumed that test case is not according to pre- If sending excitation, send the signal that the emulation of test case mistake is not passed through.
The present invention, compared with traditional test case determination methods, increased the inspection that checking objective function is covered, not only examines The function of looking into target to be verified, whether normally additionally it is possible to check that the function of emulation is real needs, is returning checking on a large scale In being capable of more preferable testing result.
The present invention passes through on the basis of traditional function result judgement, by adding function coverage point and using grand Definition controls, and different test cases opens different function coverage points, examines after test case completes to encourage the collection sending and responding Look into the percentage of coverage of function coverage point, judge whether test case has completed the function of needing such that it is able to automatic.
The present invention proposes a kind of extra decision method of checking test case it is adaptable to all sophisticated functions slave modules are to system Checking, be automatic Verification, return checking effective decision means.
Brief description
The present invention is further detailed explanation with specific embodiment below in conjunction with the accompanying drawings:
Fig. 1 is described checking test case determination methods one embodiment flow chart.
Specific embodiment
The function of chip needs substantial amounts of checking test case to be verified, test case sends specific or random excitation, leads to Result is obtained, response results are correctly the correct or wrong main decision conditions of test case result after crossing module response to be measured. The comparison result that verification environment can automate, because it has been inefficient that the quantity of test case is significantly increased rear hand inspection, high mistake Means, automatically check ability efficiently and accurately completes task by mistake.But the automatic problem checking is whether test case is really sent out Gone out the excitation needing, if excite the function of needing checking because unwanted excitation also can allow module to be measured to Go out response, verification environment also can be correct according to this result judgement.But real being not intended to so of this test case, though So test case is correct when writing debugging, and with the progress of checking, verification environment can be changed, and module to be measured can repair problem, The improvement of even test case itself is likely to lead to this non-functional mistake it is ensured that the intention of test case is from checking start to finish Maintaining is unanimously the main contents of the present invention.
With reference to Fig. 1, described checking test case determination methods are described in further detail:
In the demonstration plan stage, need to plan the function that test case needs complete, by document come decomposition description basic training Can, and the combination of these functions is embodied also by document.In conjunction with following table, it is exemplified below:
The basic function of chip to be measured includes, function one, function two and function three, and function one can be sent out with three simultaneously simultaneously Raw, function one can occur with three with two again simultaneously, and test case one needs function one and function three, simultaneously need to function one and function The scene that San Tong method occurs.Test case two needs function one, function two and function three, simultaneously need to the simultaneous field of three functions Scape, so can start most by the intention of test case pass through document storing under, and by document processing program generate correspondence Macro switch file.
When verification environment is set up, need all functions one to be monitored, function two and function three, and they are different The scene of combination describes out by function coverage bleeding point, and the switch that these coverage rates are collected needs by above generating Grand controlling.Add the judgement to function coverage result simultaneously on simulation result judges, be sent in all excitations, After response collection finishes, it is considered as test case and does not send excitation according to default if function coverage can not reach 100%, Need to quote test case mistake and emulate not pass through.
In simulation stage, test case drives verification environment to send excitation, and whether just verification environment detects the response of module to be measured Really, can determine whether the function of needing be excited by manual type, simultaneously institute's function in need all pass through grand open, and Unwanted function is come in all without addition it can be ensured that function coverage result is 100%, due to having in checking afterwards The inspection of function coverage result is it is only necessary to pass through the output result of verification environment it may determine that whether function is normal, Whether the function of sending is initial intention, or even with the progress verified it is only necessary to whether concern simulation result correctly can To judge whether test case is always maintained at original intention, do not have to deviate from.
Above by specific embodiment, the present invention is described in detail, but these have not been constituted to the present invention's Limit.Without departing from the principles of the present invention, those skilled in the art also can make many deformation and improve, these Should be regarded as protection scope of the present invention.

Claims (6)

1. a kind of checking test case determination methods it is characterised in that:In simulation stage, test case drives verification environment to send excitation, tests Whether the response of card environment measuring module to be measured is correct;All send in all excitations, after response collection finishes, if function is covered Lid rate can not reach 100% then it is assumed that test case does not send excitation according to default, sends the letter that the emulation of test case mistake is not passed through Number.
2. the method for claim 1 it is characterised in that:In the demonstration plan stage, plan the work(that test case needs complete Can, single-point function is described by document decomposition, and the combination of each single-point function is also preserved in a document;By document process Program Generating corresponding macro switch file.
3. method as claimed in claim 2 it is characterised in that:When verification environment is set up, need all lists to be monitored Put function, and the combination of each single-point function describes out by function coverage bleeding point, the switch that coverage rate is collected is by institute State macro switch document control.
4. method as claimed in claim 2 it is characterised in that:Determine whether the function of needing is excited by manual type, Institute's function in need all passes through described macro switch File Open simultaneously, and different test cases opens different function coverage points.
5. the method for claim 1 it is characterised in that:If function coverage reaches 100%, and verification environment judges The result is correctly then it is assumed that test case function is correct.
6. the method for claim 1 it is characterised in that:Whether correctly judge whether test case protects always according to simulation result Hold original intention, if deviate from.
CN201610928389.5A 2016-10-31 2016-10-31 Verification test instance judgment method Pending CN106383788A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610928389.5A CN106383788A (en) 2016-10-31 2016-10-31 Verification test instance judgment method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610928389.5A CN106383788A (en) 2016-10-31 2016-10-31 Verification test instance judgment method

Publications (1)

Publication Number Publication Date
CN106383788A true CN106383788A (en) 2017-02-08

Family

ID=57958214

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610928389.5A Pending CN106383788A (en) 2016-10-31 2016-10-31 Verification test instance judgment method

Country Status (1)

Country Link
CN (1) CN106383788A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112596966A (en) * 2020-12-17 2021-04-02 海光信息技术股份有限公司 Chip verification method, device, equipment and storage medium

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1916920A (en) * 2006-09-14 2007-02-21 华为技术有限公司 System and method for testing and measuring percentage of coverage of function
CN102542110A (en) * 2011-12-29 2012-07-04 北京时代民芯科技有限公司 Emulation verification method applied to mobile storage SOC (system on chip) chip
US20130061191A1 (en) * 2011-09-01 2013-03-07 Fritz A. Boehm Automated functional coverage for an integrated circuit design

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1916920A (en) * 2006-09-14 2007-02-21 华为技术有限公司 System and method for testing and measuring percentage of coverage of function
US20130061191A1 (en) * 2011-09-01 2013-03-07 Fritz A. Boehm Automated functional coverage for an integrated circuit design
CN102542110A (en) * 2011-12-29 2012-07-04 北京时代民芯科技有限公司 Emulation verification method applied to mobile storage SOC (system on chip) chip

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
胡永春: "覆盖率导向的功能验证方法研究与实现", 《国优秀硕士学位论文全文数据库信息科技辑》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112596966A (en) * 2020-12-17 2021-04-02 海光信息技术股份有限公司 Chip verification method, device, equipment and storage medium
CN112596966B (en) * 2020-12-17 2022-11-01 海光信息技术股份有限公司 Chip verification method, device, equipment and storage medium

Similar Documents

Publication Publication Date Title
US9140745B1 (en) System and method for cloud testing and remote monitoring of integrated circuit devices
CN105738854A (en) Simulation memory test board system for intelligent ammeter embedded application and test method
US10209306B2 (en) Methods and systems for generating functional test patterns for manufacture test
CN105955783A (en) Method for downloading remote FPGA logic codes on basis of FPGA control
CN102681924A (en) Software-hardware co-verification platform
CN105975726A (en) Verification method and platform based on SystemVerilog language
CN101154322A (en) System and method for integrating a process control system into a training simulator
KR101856348B1 (en) Method for verifying of Actuator control data
CN102916741A (en) Optical module hardware online test method
CN103901339B (en) Carrier rocket three selects the detection device and method of two firing circuit single channel reliabilities
US8543368B1 (en) Method and system for testing
CN106383788A (en) Verification test instance judgment method
Barbosa et al. Verification and validation of (real time) COTS products using fault injection techniques
CN105117311A (en) System deployment environment inspection method and system
CN104460337B (en) A kind of control system analysis of common cause failure method based on the amendment β factors
Valdivia-Guerrero et al. Modelling and simulation tools for systems integration on aircraft
US20160224456A1 (en) Method for verifying generated software, and verifying device for carrying out such a method
CN106468747A (en) A kind of ageing testing method and device
US8560987B2 (en) Test functionality integrity verification for integrated circuit design
KR101987110B1 (en) Apparatus and method for testing input/output signals and software performance of electric device
CN115562931A (en) Processor debugging module verification method and device, electronic equipment and storage medium
CN101751492A (en) Micro-controller and simulation system thereof
Da Silva et al. Efficient methodology for ISO26262 functional safety verification
KR101174716B1 (en) Apparatus and system for verifying of equipment
CN102169160A (en) Pin multiplexing verifying device and method for integrated circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170208