CN106354594A - Fault-tolerance method and device of multi-controller communication, and NTB facility - Google Patents
Fault-tolerance method and device of multi-controller communication, and NTB facility Download PDFInfo
- Publication number
- CN106354594A CN106354594A CN201610743862.2A CN201610743862A CN106354594A CN 106354594 A CN106354594 A CN 106354594A CN 201610743862 A CN201610743862 A CN 201610743862A CN 106354594 A CN106354594 A CN 106354594A
- Authority
- CN
- China
- Prior art keywords
- logical links
- ntb
- reset
- abnormal
- new
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
The invention discloses an NTB-based fault-tolerance method on multi-controller communication, comprising the following steps: when inspecting out abnormity in logical link, transferring port reset and establish a new first logic link; inspecting if there exists any abnormity in the first logic link; if an abnormity exists, transferring chip reset and establishing a new second logic link; thus, through two-step reset, which means to operate small-scale port reset first, if there still exists abnormity in logic link, then operating a large-scale chip reset; in this way, the method reduces impacts the reset operation brings to other components in the system; besides, the invention further discloses a NTB-based fault-tolerant device on multi-controller communication and NTB facility which have the same beneficial effects.
Description
Technical field
The present invention relates to multi-controller communication field, particularly to a kind of fault-tolerant side of the multi-controller communication based on ntb
Method, device and ntb equipment.
Background technology
With the fast development of pcie, from initial pci development pcie 3.0, the communication speed of pcie and bandwidth till now
Increasingly obtain the accreditation of lots of manufacturers, and ntb has also been as the development of pcie and has been born, ntb has been increasingly becoming simultaneously
The major way of communication between the multi-controller of conventional store, it is with feature roomy, that speed is fast, time delay is little, shake is little, especially suitable
Big, the high requirement of real-time for amount of communication data between controlling conventional store more.Ntb is non-transparent bridge, by address translation machine
System, can be addressed directly to the memory address of far-end, (direct memory access, direct internal memory is deposited by cpu and dma
Take) one of mode, by local memory data copy in the internal memory of far-end, thus realizing data communication.
In order to ensure that the communication between multi-controller do not interrupt, need to realize a kind of fault-tolerant means, at present for main
Use fault-tolerant means have two kinds, a kind of be by re-establishing of link, another kind is multi-link redundancy, but for ntb
The InterWorking Equipment of this kind of high speed, no matter from hardware price or the consideration of master-plan, being substantially all is not in link redundancy
Consideration, first considers the Cost Problems of hardware, and ntb equipment price is comparatively higher, and second is system resource, if
Redundancy needs to carry out the distribution of multiple system resource, is also so a consumption for system resource, the 3rd realizes angle
For, redundancy can make the complexity of whole system rise, may bring not to system to realizing bringing certain complexity
Stable.
And re-establishing of link, it is another kind of main thought, the initialization again mainly by link, that is, as
Cold start-up the same again set up link.So substantially can eliminate most problem, and the process rebuild, at present in the industry
Also there are multiple realizations, the first software re-writes, directly initialized value is write corresponding position, ntb is deposited and thinks highly of
Newly write some initialized values, link is re-established；Second resets, and ntb is reduced into the state of initial configuration, it
Software intervention, reinitializes the initialization of software logic link afterwards.
But the impact bringing for system other assemblies for second reset, such as chip level is the reset of chip-scale
It is the pcie equipment influencing whether on all of port (interface) on chip, be not only nt port and also have other pcie, and need
Want substantial amounts of manual maintenance work, configuration task weight.Therefore, how to reduce the impact that system other assembly is brought that resets,
Improve reset efficiency, be those skilled in the art's technical issues that need to address.
Content of the invention
It is an object of the invention to provide a kind of fault-tolerance approach of the multi-controller communication based on ntb, device and ntb equipment,
Reduce the impact that system other assembly is brought that resets, improve reset efficiency, reduce configuration task and manual maintenance work.
For solving above-mentioned technical problem, the present invention provides a kind of fault-tolerance approach of the multi-controller communication based on ntb, bag
Include:
When logical links presence is detected and being abnormal, call port reset and set up the first new logical links；
Detect that described first logical links whether there is abnormal；
If existing abnormal, calling chip reset and setting up the second new logical links.
Wherein, when logical links presence is detected and being abnormal, call port reset and set up the first new logical links, bag
Include:
When receiving the logical links abnormal information that Link Status register sends, the reseting interface calling ntb port will
Ntb port reset, and set up the first new logical links using logical links calculation procedure.
Wherein, call chip reset and set up the second new logical links, comprising:
The reseting interface calling chip is by whole chip reset, and sets up new second using logical links calculation procedure and patrol
Collect link.
Wherein, after calling chip reset and setting up the second new logical links, also include:
Detect that described second logical links whether there is abnormal；
If existing abnormal, returning error message, and sending error reporting.
The present invention also provides a kind of fault tolerance facility of the multi-controller communication based on ntb, comprising:
First reseting module, for when logical links is detected and having abnormal, calling port reset and setting up new the
One logical links；
Logical links detection module, for detecting described logical links and described first logical links with the presence or absence of abnormal；
Second reseting module, for existing abnormal when described first logical links, calls chip reset and sets up new the
Two logical links.
Wherein, described first reseting module specially calls the reseting interface of ntb port by ntb port reset, and utilizes
Logical links calculation procedure sets up the module of the first new logical links.
Wherein, described second reseting module specially calls the reseting interface of chip by whole chip reset, and using patrolling
Collect the module that link calculation program sets up the second new logical links.
Wherein, also include:
Alarm module, for there is abnormal, return error message when described second logical links, and sends error reporting.
The present invention also provides a kind of ntb equipment, comprising: the multi-controller communication based on ntb as described in any of the above-described
Fault tolerance facility.
The fault-tolerance approach of the multi-controller communication based on ntb provided by the present invention, comprising: deposit when logical links is detected
When abnormal, call port reset and set up the first new logical links；Detect that described first logical links whether there is abnormal；
If existing abnormal, calling chip reset and setting up the second new logical links；
It can be seen that, the method passes through two-stage reset mode, and that is, the port level of first small range resets, if logical links still suffer from different
Often, more large-scale chip-scale resets；Reduce the impact that system other assembly is brought that resets, improve reset efficiency, reduce
Configuration task and manual maintenance work；Present invention also offers a kind of fault tolerance facility of the multi-controller communication based on ntb and ntb
Equipment, has above-mentioned beneficial effect, will not be described here.
Brief description
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
Have technology description in required use accompanying drawing be briefly described it should be apparent that, drawings in the following description be only this
Inventive embodiment, for those of ordinary skill in the art, on the premise of not paying creative work, can also basis
The accompanying drawing providing obtains other accompanying drawings.
The flow chart of the fault-tolerance approach of the multi-controller communication based on ntb that Fig. 1 is provided by the embodiment of the present invention；
The structured flowchart of the fault tolerance facility of the multi-controller communication based on ntb that Fig. 2 is provided by the embodiment of the present invention.
Specific embodiment
The core of the present invention is to provide a kind of fault-tolerance approach of the multi-controller communication based on ntb, device and ntb equipment,
Reduce the impact that system other assembly is brought that resets, improve reset efficiency, reduce configuration task and manual maintenance work.
Purpose, technical scheme and advantage for making the embodiment of the present invention are clearer, below in conjunction with the embodiment of the present invention
In accompanying drawing, the technical scheme in the embodiment of the present invention is clearly and completely described it is clear that described embodiment is
The a part of embodiment of the present invention, rather than whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art
The every other embodiment being obtained under the premise of not making creative work, broadly falls into the scope of protection of the invention.
Refer to Fig. 1, the fault-tolerance approach of the multi-controller communication based on ntb that Fig. 1 is provided by the embodiment of the present invention
Flow chart；The method may include that
S100, when logical links is detected and having abnormal, call port reset and set up the first new logical links；
Specifically, the communication between multi-controller is interconnected using ntb, and that is, the network composition multi-controller using pcie interconnection is mutual
Networking network, that is, make use of ntb characteristic it is achieved that point-to-point communication；Wherein, ntb is exactly a pcie switch equipment, is
One special port (i.e. port), this port also occurs some unexpected problems, is at this time accomplished by a kind of appearance
Wrong mechanism is completing fault tolerance.Fault tolerance also ensure that the reliability of communication between multi-controller.Lower floor ntb must be a certain
The nt port port of money pcie switch hardware.Wherein, pcie belongs to high speed serialization point-to-point dual pathways high bandwidth transmission, institute
The equipment distribution connecting exclusively enjoys bandwidth chahnel, does not share bus bandwidth, mainly supports active power management, error reporting, end is right
The reliability transmission at end, the function such as hot plug and service quality (qos).
Specifically, whether logical links normally detects by being examined by the link status depositor of ntb
Survey.When finding that logical links is abnormal, automatically call the reset of port port level first, after the completion of resetting, set up new logic chain
Road.Optionally, when receiving the logical links abnormal information that Link Status register sends, call the reseting interface of ntb port
By ntb port reset, and set up the first new logical links using logical links calculation procedure.For example call ntb port rank
Reset interface, for example setting plx 8717 bridge control register 22bit, then rebuild logic chain
Road.
S110, described first logical links of detection whether there is abnormal；
If s120 exists extremely, call chip reset and set up the second new logical links.
Specifically, when the logical links set up after the reset of port level is abnormal, automatically carry out answering of chip chip rank
Position.Optionally, the reseting interface calling chip is by whole chip reset, and sets up new second using logical links calculation procedure
Logical links.For example call the reset interface of chip rank, for example, the link control register of plx 8717 is set
4bit, by whole chip reset, then rebuild logical links.
Based on technique scheme, the fault-tolerance approach of the multi-controller communication based on ntb provided in an embodiment of the present invention
First carry out port level reset headed by fault-tolerant strategy, re-establish link, if communication is restored, fault-tolerant end, if communication
Can not be restored, then automatically carry out chip level reset, re-establish connection, if communication is restored, fault-tolerant end；I.e.
Carry out being classified other fault-tolerant reset, so can avoid that the reset only carrying out chip level causes on a large scale to other assemblies
Impact, in addition this coverage of automatically upgrading step by step, also saves substantial amounts of manual maintenance work, decreases various simultaneously
The work of configuration.
Based on technique scheme, due to the fault-tolerant abnormal problem that not necessarily just can solve the problem that all logical links, therefore
When the logical links set up after the reset of chip-scale there is also abnormal, can only be reported to the police, you can choosing, the method is also wrapped
Include:
Detect that described second logical links whether there is abnormal；
If existing abnormal, returning error message, and sending error reporting.
Wherein, here when the second logical links has abnormal, automatically reported to upper strata and returned error message such as
Error code.
The simple code that carry out above-mentioned fault-tolerant process be provided below:
Wherein, function is arranged as follows, ntb_link_is_normal () function: if normal, that is, just recovers
Often return value is 0；Ntb_establish_link () function in the same manner: if link is successfully established, return value is 0；Above-mentioned letter
Number is if it fails, then can return non-zero error code.Certainly the concrete condition of return value can be set according to user's self-demand
Fixed.
Based on technique scheme, the fault-tolerance approach of the multi-controller communication based on ntb provided in an embodiment of the present invention, subtract
Few impact bringing for system other assembly that resets, improves reset efficiency, reduces configuration task and manual maintenance work.
Below the fault tolerance facility and ntb equipment of the multi-controller communication based on ntb provided in an embodiment of the present invention is carried out
Introduction, the fault tolerance facility of the multi-controller communication based on ntb described below and ntb equipment are with above-described based on ntb's
The fault-tolerance approach of multi-controller communication can be mutually to should refer to.
Refer to Fig. 2, the fault tolerance facility of the multi-controller communication based on ntb that Fig. 2 is provided by the embodiment of the present invention
Structured flowchart；This device may include that
First reseting module 100, for when logical links presence is detected and being abnormal, calling port reset and setting up new
First logical links；
Logical links detection module 200, for detecting described logical links and described first logical links with the presence or absence of different
Often；
Second reseting module 300, for existing extremely when described first logical links, calls chip reset and sets up new
Second logical links.
Optionally, described first reseting module 100 specially calls the reseting interface of ntb port by ntb port reset, and
Set up the module of the first new logical links using logical links calculation procedure.
Optionally, described second reseting module 300 specially calls the reseting interface of chip by whole chip reset, and profit
Set up the module of the second new logical links with logical links calculation procedure.
Described logical links detection module 200 is additionally operable to detect that described second logical links whether there is extremely, when, this dress
Put and also include: alarm module, for there is abnormal, return error message when described second logical links, and send error reporting.
The present invention also provides a kind of ntb equipment, comprising: the multi-controller communication based on ntb as described in any of the above-described
Fault tolerance facility.
In description, each embodiment is described by the way of going forward one by one, and what each embodiment stressed is real with other
Apply the difference of example, between each embodiment identical similar portion mutually referring to.For device disclosed in embodiment
Speech, because it corresponds to the method disclosed in Example, so description is fairly simple, referring to method part illustration in place of correlation
?.
Professional further appreciates that, in conjunction with the unit of each example of the embodiments described herein description
And algorithm steps, can with electronic hardware, computer software or the two be implemented in combination in, in order to clearly demonstrate hardware and
The interchangeability of software, generally describes composition and the step of each example in the above description according to function.These
Function to be executed with hardware or software mode actually, the application-specific depending on technical scheme and design constraint.Specialty
Technical staff can use different methods to each specific application realize described function, but this realization should
Think beyond the scope of this invention.
The step of the method in conjunction with the embodiments described herein description or algorithm can directly be held with hardware, processor
The software module of row, or the combination of the two is implementing.Software module can be placed in random access memory (ram), internal memory, read-only deposit
Reservoir (rom), electrically programmable rom, electrically erasable rom, depositor, hard disk, moveable magnetic disc, cd-rom or technology
In known any other form of storage medium in field.
Above detailed Jie is carried out to the fault-tolerance approach of multi-controller communication provided by the present invention, device and ntb equipment
Continue.Specific case used herein is set forth to the principle of the present invention and embodiment, and the explanation of above example is only
It is to be used to help understand the method for the present invention and its core concept.It should be pointed out that for those skilled in the art
For, under the premise without departing from the principles of the invention, the present invention can also be carried out with some improvement and modify, these improve and repair
Decorations also fall in the protection domain of the claims in the present invention.
Claims (9)
1. a kind of fault-tolerance approach of the multi-controller communication based on ntb is it is characterised in that include:
When logical links presence is detected and being abnormal, call port reset and set up the first new logical links；
Detect that described first logical links whether there is abnormal；
If existing abnormal, calling chip reset and setting up the second new logical links.
2. the fault-tolerance approach of the multi-controller communication based on ntb according to claim 1 detects it is characterised in that working as
When logical links has abnormal, call port reset and set up the first new logical links, comprising:
Receive Link Status register transmission logical links abnormal information when, call the reseting interface of ntb port by ntb end
Mouth resets, and sets up the first new logical links using logical links calculation procedure.
3. the fault-tolerance approach of the multi-controller communication based on ntb according to claim 2 is it is characterised in that call chip
Reset and set up the second new logical links, comprising:
The reseting interface calling chip is by whole chip reset, and sets up the second new logic chain using logical links calculation procedure
Road.
4. the multi-controller communication based on ntb according to any one of claim 1-3 fault-tolerance approach it is characterised in that
After calling chip reset and setting up the second new logical links, also include:
Detect that described second logical links whether there is abnormal；
If existing abnormal, returning error message, and sending error reporting.
5. a kind of fault tolerance facility of the multi-controller communication based on ntb is it is characterised in that include:
First reseting module, for when logical links is detected and having abnormal, calling port reset and setting up new first and patrol
Collect link；
Logical links detection module, for detecting described logical links and described first logical links with the presence or absence of abnormal；
Second reseting module, for existing abnormal when described first logical links, calls chip reset and sets up new second and patrol
Collect link.
6. the fault tolerance facility of the multi-controller communication based on ntb according to claim 5 is it is characterised in that described first
Reseting module specially calls the reseting interface of ntb port by ntb port reset, and is set up new using logical links calculation procedure
The first logical links module.
7. the fault tolerance facility of the multi-controller communication based on ntb according to claim 6 is it is characterised in that described second
Reseting module specially calls the reseting interface of chip by whole chip reset, and is set up new using logical links calculation procedure
The module of the second logical links.
8. the multi-controller communication based on ntb according to any one of claim 5-8 fault tolerance facility it is characterised in that
Also include:
Alarm module, for there is abnormal, return error message when described second logical links, and sends error reporting.
9. a kind of ntb equipment is it is characterised in that include: the multi-controller based on ntb as described in any one of claim 5-8
The fault tolerance facility of communication.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610743862.2A CN106354594A (en) | 2016-08-26 | 2016-08-26 | Fault-tolerance method and device of multi-controller communication, and NTB facility |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610743862.2A CN106354594A (en) | 2016-08-26 | 2016-08-26 | Fault-tolerance method and device of multi-controller communication, and NTB facility |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106354594A true CN106354594A (en) | 2017-01-25 |
Family
ID=57855246
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610743862.2A Pending CN106354594A (en) | 2016-08-26 | 2016-08-26 | Fault-tolerance method and device of multi-controller communication, and NTB facility |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106354594A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107769991A (en) * | 2017-08-31 | 2018-03-06 | 郑州云海信息技术有限公司 | A kind of PLX8796 stability test methods of middle and high end storage |
| CN109918270A (en) * | 2019-03-22 | 2019-06-21 | 苏州浪潮智能科技有限公司 | Multi-server system, debugging method, system and electronic equipment and storage medium |
| CN110995479A (en) * | 2019-11-21 | 2020-04-10 | 四川九洲空管科技有限责任公司 | Method for improving fault tolerance of non-homologous clock GTX communication link |
| CN112835519A (en) * | 2021-01-29 | 2021-05-25 | 杭州海康威视数字技术股份有限公司 | Data reading method and device, electronic equipment and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103577284A (en) * | 2013-10-09 | 2014-02-12 | 创新科存储技术（深圳）有限公司 | Abnormity detecting and recovering method for non-transparent bridge chip |
| CN104102559A (en) * | 2014-07-16 | 2014-10-15 | 浪潮电子信息产业股份有限公司 | Redundant heartbeat link and opposite-end restarting link based double-controller storage system |
| US20180321948A1 (en) * | 2017-05-05 | 2018-11-08 | Intel Corporation | Method, apparatus, and system for propagating pcie hot reset across a non-transparent bridge on a pcie add-in card |
-
2016
- 2016-08-26 CN CN201610743862.2A patent/CN106354594A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103577284A (en) * | 2013-10-09 | 2014-02-12 | 创新科存储技术（深圳）有限公司 | Abnormity detecting and recovering method for non-transparent bridge chip |
| CN104102559A (en) * | 2014-07-16 | 2014-10-15 | 浪潮电子信息产业股份有限公司 | Redundant heartbeat link and opposite-end restarting link based double-controller storage system |
| US20180321948A1 (en) * | 2017-05-05 | 2018-11-08 | Intel Corporation | Method, apparatus, and system for propagating pcie hot reset across a non-transparent bridge on a pcie add-in card |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107769991A (en) * | 2017-08-31 | 2018-03-06 | 郑州云海信息技术有限公司 | A kind of PLX8796 stability test methods of middle and high end storage |
| CN109918270A (en) * | 2019-03-22 | 2019-06-21 | 苏州浪潮智能科技有限公司 | Multi-server system, debugging method, system and electronic equipment and storage medium |
| CN109918270B (en) * | 2019-03-22 | 2023-01-10 | 苏州浪潮智能科技有限公司 | Multi-server system, error detection method, system, electronic device and storage medium |
| CN110995479A (en) * | 2019-11-21 | 2020-04-10 | 四川九洲空管科技有限责任公司 | Method for improving fault tolerance of non-homologous clock GTX communication link |
| CN110995479B (en) * | 2019-11-21 | 2022-08-02 | 四川九洲空管科技有限责任公司 | Method for improving fault tolerance of non-homologous clock GTX communication link |
| CN112835519A (en) * | 2021-01-29 | 2021-05-25 | 杭州海康威视数字技术股份有限公司 | Data reading method and device, electronic equipment and storage medium |
| CN112835519B (en) * | 2021-01-29 | 2023-03-14 | 杭州海康威视数字技术股份有限公司 | Data reading method and device, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11729044B2 (en) | Service resiliency using a recovery controller | |
| CN106354594A (en) | Fault-tolerance method and device of multi-controller communication, and NTB facility | |
| CN102629225B (en) | Dual-controller disk array, storage system and data storage path switching method | |
| US8238255B2 (en) | Recovering from failures without impact on data traffic in a shared bus architecture | |
| CN101557379B (en) | Link reconfiguration method for PCIE interface and device thereof | |
| US8244948B2 (en) | Method and system for combining multiple SAS expanders into a SAS switch | |
| CN109245926B (en) | Intelligent network card, intelligent network card system and control method | |
| CN106936616A (en) | Backup communication method and apparatus | |
| WO2015058711A1 (en) | Rapid fault detection method and device | |
| CN105357147A (en) | High-speed and high-reliability network-on-chip adapter unit | |
| CN107766181A (en) | A kind of dual controller storage High Availabitity subsystem based on PCIe non-transparent bridges | |
| CN109254876A (en) | The management method and device of database in cloud computing system | |
| CN106487721A (en) | The network equipment and the message forwarding method being used in the network equipment | |
| CN104170307B (en) | Failover methods, devices and systems | |
| CN106888116A (en) | A kind of dispatching method of dual controller cluster shared resource | |
| CN106100988A (en) | A kind of realize the method that link aggregation is switched fast | |
| CN102763087B (en) | Method and system for realizing interconnection fault-tolerance between CPUs | |
| CN108737188A (en) | A kind of net card failure switching system | |
| CN109684257B (en) | Remote memory expansion management system | |
| CN101488105B (en) | Method for implementing high availability of memory double-controller and memory double-controller system | |
| WO2022155919A1 (en) | Fault handling method and apparatus, and system | |
| WO2017041671A1 (en) | Method and apparatus for recovering fault | |
| CN105763488A (en) | Data center gathering core switcher and backboard thereof | |
| CN102916864A (en) | Ethernet bridge and intelligent link method thereof | |
| CN111984573A (en) | Resetting method of PCIE Switch expansion chip of controller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170125 |
|
| RJ01 | Rejection of invention patent application after publication |