CN106341119A - Level shifting circuit - Google Patents

Level shifting circuit Download PDF

Info

Publication number
CN106341119A
CN106341119A CN201610806908.0A CN201610806908A CN106341119A CN 106341119 A CN106341119 A CN 106341119A CN 201610806908 A CN201610806908 A CN 201610806908A CN 106341119 A CN106341119 A CN 106341119A
Authority
CN
China
Prior art keywords
circuit
signal
nmos pipe
pipe
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610806908.0A
Other languages
Chinese (zh)
Other versions
CN106341119B (en
Inventor
李天柱
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Allwinner Technology Co Ltd
Original Assignee
Allwinner Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Allwinner Technology Co Ltd filed Critical Allwinner Technology Co Ltd
Priority to CN201610806908.0A priority Critical patent/CN106341119B/en
Publication of CN106341119A publication Critical patent/CN106341119A/en
Application granted granted Critical
Publication of CN106341119B publication Critical patent/CN106341119B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00315Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)

Abstract

The invention provides a level shifting circuit. The level shifting circuit comprises a Schmitt trigger, an amplitude limit circuit and an anti-phase circuit, wherein an input signal of a voltage signal input end is received by the Schmitt trigger, a square wave signal is sent by the Schmitt trigger to the amplitude limit circuit, the square wave signal after amplitude limit is sent by the amplitude limit circuit to the anti-phase circuit, the signal outputted by the anti-phase circuit and the input signal have same phases, the Schmitt trigger comprises a transmission high voltage module, a transmission low voltage module and an overturning circuit, an input end of the transmission high voltage module and an input end of the transmission low voltage module are respectively electrically connected with the voltage signal input end, a high voltage signal is sent by an output end of the transmission high voltage module to the overturning circuit, a low voltage signal is sent by an output end of the transmission low voltage module to the overturning circuit, and a square wave signal is outputted by the overturning circuit according to the high voltage signal and the low voltage signal. The level shifting circuit is advantaged in that a relatively good duty ratio and relatively good anti-jitter and anti-burring capabilities can be further acquired while high pressure resistance is realized.

Description

Level shift circuit
Technical field
The present invention relates to level shift circuit field, specifically, it is related to one kind and is resistant to high-tension level shift circuit.
Background technology
With the high speed development of integrated circuit processing technique, come into now the level of the deep-submicrons such as 28nm, at this Under the advanced technologies of sample, the operating voltage of device is more and more lower, and the voltage that device can bear is also more and more lower.For example such Under advanced technologies, the voltage vdd that device can bear is 1.8v, and too high voltage will make device impaired or even damage.And it is a lot The voltage of interface signal may remain in that the voltage of 3.3v or higher.Therefore, the voltage vdd that can bear in device is 1.8v Under conditions of, when the circuit of design needs to be operated in 3.3v or 2vdd voltage, need to consider the problem of the pressure protection of device. Pin is in this regard, have the implementation of some pressure problems of solution, as shown in figure 1, input signal vin1 first passes through native nmos The grid of pipe nn1, nmos pipe nn1 accesses fixed level vdd, and the voltage vo1 that vin1 obtains after nmos pipe nn1 will not surpass Cross vdd.Therefore, by amplitude, the data signal for 2vdd is converted into the data signal of 1vdd amplitude by such mode, more defeated Deliver to late-class circuit to be processed, thus reaching the effect of protection late-class circuit.
But, the shortcoming that prior art exists is as follows: 1, when the input signal rising edge for 2vdd for the amplitude and trailing edge very Time slack, can cause than larger Duty Cycle Distortion.Because, input signal when native nmos pipe, higher than amplitude 1vdd Voltage segment is reamed, and the part of remaining 1vdd may result in larger dutycycle again when Schmidt trigger u1 Distortion, in Fig. 1, the voltage oscillogram of each node output is as shown in Figure 2.2nd, stabilization and burr is limited in one's ability.Because Schmidt Trigger u1 upset threshold point and retarding window for 2vdd not enough, be easily caused signal burr generation or Person suppresses the ability of burr not strong, as shown in figure 3, when input signal vin1 produces shake or burr, and shake or burr Amplitude is more than the retarding window of Schmidt trigger u1, then the level signal of Schmidt trigger u1 output also can be accompanied with shake Or burr, this can affect the performance of level shift circuit to a certain extent.
Content of the invention
It is an object of the invention to provide one kind is realized high voltage bearing obtaining preferable dutycycle and preferable stabilization simultaneously The dynamic level shift circuit with burr ability.
To achieve these goals, the present invention provide level shift circuit include Schmidt trigger, amplitude limiter circuit with And negative circuit, the input signal of Schmidt trigger receiving voltage signal input part, Schmidt trigger is sent out to amplitude limiter circuit Send square-wave signal, amplitude limiter circuit sends entering the square-wave signal after line amplitude limits to negative circuit, the letter of negative circuit output Number with input signal homophase.
From such scheme, input signal is converted by the level shift circuit of the present invention by using Schmidt trigger For square-wave signal, make the edge steepening of input signal, and change in duty cycle is less, therefore, obtain the precipitous square-wave signal in edge Remain to after being processed by late-class circuit keep preferable dutycycle.And because Schmidt trigger can work at higher voltages Make, its retarding window is larger, and therefore stabilization kinetic force is higher.In order to the amplitude reduction of input signal being extremely late-class circuit The voltage amplitude of normal work, is provided with amplitude limiter circuit in level shift circuit.Because input signal is through schmidt trigger It may occur that phase inversion after device, therefore, negative circuit is set, signal and the input signal of level shift circuit output can be made Phase place is identical.Additionally, the present invention is avoided that the generation of level shift circuit burr, there is stronger anti-burr ability.
In one scheme, Schmidt trigger includes transmitting high-voltage module, transmission low-voltage module and reverse circuit, The input of the input of transmission high-voltage module and transmission low-voltage module is electrically connected with voltage signal inputs respectively;Transmission The output end of high-voltage module sends high voltage signal to reverse circuit, and the output end of transmission low-voltage module is sent out to reverse circuit Send low voltage signal;Reverse circuit exports square-wave signal according to high voltage signal and low voltage signal.
As can be seen here, the Schmidt trigger in the present invention can be by being divided into high voltage and low-voltage portion by input signal Point, reverse circuit is according to the signal output square wave signal of different piece, thus completing signal conversion.Additionally, by input signal High voltage part and low-voltage part be delivered to reverse circuit respectively it is ensured that in Schmidt trigger each transistor any The pressure reduction that the voltage difference that two ends are born is limited less than electronic component itself is so that Schmidt trigger can bear relatively Big voltage signal and be not damage.
Preferably in scheme, Schmidt trigger also includes the first feedback circuit and the second feedback circuit, the first feedback electricity Road direction reverse circuit sends the first feedback signal, and the second feedback circuit sends the second feedback signal, reverse circuit to reverse circuit According to the first feedback signal and the second feedback signal output square-wave signal.In another preferred scheme, Schmidt trigger also wraps Include the 3rd feedback circuit, the 3rd feedback circuit sends the 3rd feedback signal to reverse circuit, and reverse circuit is according to the 3rd feedback letter Number output square-wave signal.
As can be seen here, input signal can be converted to square wave letter to realize reverse circuit using various feedback mode by the present invention Number.
Further in scheme, transmission high-voltage module includes a pmos pipe and the 2nd pmos pipe, the grid of a pmos pipe Pole is electrically connected with voltage signal inputs respectively with the drain electrode of the 2nd pmos pipe, the source electrode of a pmos pipe and the 2nd pmos pipe Grid is respectively connected to the first fixed level, and the drain electrode of a pmos pipe is electrically connected with the source electrode of the 2nd pmos pipe, a pmos pipe Drain electrode replace output HIGH voltage signal with the source electrode of the 2nd pmos pipe.
As can be seen here, transmission high-voltage module can limit the low-voltage part of input signal, only allows high voltage partly to lead to Cross, be easy to control reverse circuit to carry out signal conversion and the pressure safety problem of protection device.
Preferably in scheme, transmission low-voltage module includes a nmos pipe and the 2nd nmos pipe, the grid of a nmos pipe Pole is electrically connected with voltage signal inputs respectively with the source electrode of the 2nd nmos pipe, and the drain electrode of a nmos pipe is with the 2nd nmos pipe Grid is respectively connected to the second fixed level, and the source electrode of a nmos pipe is electrically connected with the drain electrode of the 2nd nmos pipe, a nmos pipe Source electrode replace with the drain electrode of the 2nd nmos pipe and export low voltage signal.In another preferred scheme, transmit low-voltage module bag Include a native nmos pipe, the drain electrode of native nmos pipe is electrically connected with voltage signal inputs, native nmos pipe Grid accesses the 3rd fixed level, the source electrode output low voltage signal of native nmos pipe.
From such scheme, the main purpose transmitting low-voltage module is that the high voltage limiting input signal partly leads to Cross, only allow low-voltage part to pass through, be easy to control reverse circuit to carry out signal conversion and the pressure safety problem of protection device, And the present invention can be realized using various ways.
Brief description
Fig. 1 is a kind of circuit theory diagrams of existing level shift circuit.
Fig. 2 is the voltage oscillogram under each circuit node first state in Fig. 1 level shift circuit.
Fig. 3 is the voltage oscillogram under each circuit node second state in Fig. 1 level shift circuit.
Fig. 4 is the circuit theory diagrams of level shift circuit of the present invention.
Fig. 5 is the voltage oscillogram of each circuit node in level shift circuit of the present invention.
Fig. 6 is the circuit theory diagrams of level shift circuit embodiment one of the present invention.
Fig. 7 is the circuit theory diagrams of level shift circuit embodiment two of the present invention.
Below in conjunction with drawings and Examples, the invention will be further described.
Specific embodiment
As shown in figure 4, the level shift circuit of the present invention includes Schmidt trigger u2, amplitude limiter circuit 1 and anti-phase electricity Road 2, Schmidt trigger u2 is anti-phase Schmidt trigger, and Schmidt trigger u2 accesses fixed level 2 × vdd, that is, applies close It is 0 to 2 × vdd that special trigger u2 allows the amplitude range of input signal vin2, and Schmidt trigger u2 receiving voltage signal is defeated Enter input signal vin2 at end, the waveform of vin2 is as shown in Figure 5.Amplitude limiter circuit 1 includes native nmos pipe nn2, and nmos manages The grid of nn2 accesses fixed level 1 × vdd, and the drain electrode of nmos pipe nn2 is electrically connected with the output end of Schmidt trigger u2, applies Schmitt trigger u2 sends square-wave signal vo2 to amplitude limiter circuit 1, and the waveform of vo2 is as shown in Figure 5.Negative circuit 2 includes phase inverter Inv1, the input of phase inverter inv1 is electrically connected with the source electrode of nmos pipe nn2, and amplitude limiter circuit 1 will enter the side after line amplitude limits Ripple signal vo3 sends to negative circuit 2, and the waveform of vo3 is as shown in Figure 5.Signal vo3 is carried out anti-phase process by negative circuit 2, instead The signal vout2 of circuitry phase 2 output and input signal vin2 homophase, the waveform of vout2 is as shown in Figure 5.Due to schmidt trigger The operation level of device u2 is 2 × vdd, and its retarding window is larger, thus avoid due to the peak-peak of shake or burr too high, The signal vout2 of impact negative circuit 2 output.
The present invention's it is important that the design of the Schmidt trigger of the front end high pressure of resistance to 2vdd, the Schmidt of resistance to 2 × vdd high pressure Trigger can have multiple implementations, but either that change, as long as having the schmidt trigger of resistance to 2 × vdd high pressure The characteristic of device, can provide close effect.It is described below according to specific embodiment.
Embodiment one:
As shown in fig. 6, the level shift circuit of the present embodiment includes Schmidt trigger 3, native nmos pipe nn3 and anti- Phase device inv2.Wherein, Schmidt trigger 3 includes transmitting high-voltage module 31, transmission low-voltage module 32 and reverse circuit 33, the input of the input of transmission high-voltage module 31 and transmission low-voltage module 32 is electrically connected with voltage signal inputs respectively Connect.The output end of transmission high-voltage module 31 sends high voltage signal, the output of transmission low-voltage module 32 to reverse circuit 33 Hold and send low voltage signal to reverse circuit 33.High voltage signal is the part signal of vdd to 2 × vdd in input signal vin3, Low voltage signal is the part signal of 0 to vdd in input signal vin3.Reverse circuit 33 is believed according to high voltage signal and low-voltage Number output square-wave signal vo4.Schmidt trigger 3 also includes the first feedback circuit 34 and the second feedback circuit 35, the first feedback Circuit 34 sends the first feedback signal to reverse circuit 33, and the second feedback circuit 35 sends the second feedback letter to reverse circuit 33 Number, reverse circuit 33 is according to the first feedback signal and the second feedback signal output square-wave signal vo4.
Wherein, transmission high-voltage module 31 includes pmos pipe p4 and pmos pipe p5, the grid of pmos pipe p4 and pmos pipe p5 Drain electrode electrically connect with voltage signal inputs respectively, the grid of the source electrode of pmos pipe p4 and pmos pipe p5 is respectively connected to fixing electricity Flat 1 × vdd, the drain electrode of pmos pipe p4 is electrically connected with the source electrode of pmos pipe p5, the source electrode draining with pmos pipe p5 of pmos pipe p4 Alternately output HIGH voltage signal.Transmission low-voltage module 32 includes nmos pipe n4 and nmos pipe n5, the grid of nmos pipe n4 with The source electrode of nmos pipe n5 is electrically connected with voltage signal inputs respectively, and the drain electrode of nmos pipe n4 and the grid of nmos pipe n5 connect respectively Enter fixed level 1 × vdd, the source electrode of nmos pipe n4 is electrically connected with the drain electrode of nmos pipe n5, the source electrode of nmos pipe n4 is managed with nmos The drain electrode electrical connection of n5, the source electrode of nmos pipe n4 is replaced with the drain electrode of nmos pipe n5 and exports low voltage signal.
Reverse circuit 33 includes pmos pipe p1, pmos pipe p2, nmos pipe n1 and nmos pipe n2, and the source electrode of pmos pipe p1 accesses The supply voltage of 2 × vdd, the grid of pmos pipe p1 is electrically connected with the drain electrode of pmos pipe p4 and the source electrode of pmos pipe p5 respectively, The drain electrode of pmos pipe p1 is electrically connected with the source electrode of pmos pipe p2, and the grid of pmos pipe p2 accesses fixed level 1vdd, pmos pipe p2 Drain electrode electrically connect with the drain electrode of nmos pipe nn3.The drain electrode of nmos pipe n1 is electrically connected with the drain electrode of pmos pipe p2, nmos pipe n1's Grid accesses fixed level 1 × vdd, and the source electrode of nmos pipe n1 is electrically connected with the drain electrode of nmos pipe n2, and the grid of nmos pipe n2 divides Do not electrically connect with the source electrode of nmos pipe n4 and the drain electrode of nmos pipe n5, the source ground of nmos pipe n2.The grid of pmos pipe p2 and The effect of the grid access fixed level 1 × vdd of nmos pipe n1 is to ensure that the pressure safety problem of device in reverse circuit 33.Pass The effect of defeated high-voltage module 31 and transmission low-voltage module 32 is to ensure that pmos pipe p1 and nmos pipe n2 in reverse circuit 33 Pressure safety problem.
First feedback circuit 34 includes pmos pipe p3, and the source electrode of pmos pipe p3 is electrically connected with the drain electrode of pmos pipe p1, pmos The drain electrode of pipe p3 accesses fixed level 1 × vdd, and the grid of pmos pipe p3 is electrically connected with the drain electrode of pmos pipe p2.Second feedback electricity Road 35 includes nmos pipe n3, and the grid of nmos pipe n3 is electrically connected with the drain electrode of nmos pipe n1, and the source electrode of nmos pipe n3 is managed with nmos The drain electrode electrical connection of n2, the drain electrode of nmos pipe n3 accesses fixed level 1 × vdd.The leakage of pmos pipe p3 in first feedback circuit 34 In pole and the second feedback circuit 35, the drain electrode of nmos pipe n3 is respectively connected to the effect of fixed level 1 × vdd and is to ensure that Schmidt The pressure safety problem of trigger.
In order to be better understood from the present invention, below the operation principle of each module of circuit in the present embodiment is described.
When input signal vin3 is less than vdd, the pmos pipe p5 in transmission high-voltage module 31 ends, and pmos pipe p4 leads Logical, then transmission high-voltage module 31 is vdd to the signal that reverse circuit 33 exports;When input signal vin3 is more than vdd, pmos Pipe p5 turns on, and pmos pipe p4 ends, then transmission high-voltage module 31 is vin3 to the signal that reverse circuit 33 exports.Realize conveying The part signal of vdd to 2 × vdd in input signal vin3.
When input signal vin3 is less than vdd, the nmos pipe n4 in transmission low-voltage module 32 ends, and nmos pipe n5 leads Logical, then transmission low-voltage module 32 is vin3 to the signal that reverse circuit 33 exports;When input signal vin3 is more than vdd, Nmos pipe n4 turns on, and nmos pipe n5 ends, then transmission low-voltage module 32 is vdd to the signal that reverse circuit 33 exports.Realize The part signal of 0 to vdd in conveying input signal vin3.
When input signal vin3 is equal to 0, the nmos pipe n2 cut-off of reverse circuit 33, the pmos pipe p1 of reverse circuit 33 leads Logical, the square-wave signal vo4 of output is 2 × vdd, now, the pmos pipe p3 cut-off of the first feedback circuit 35, the second feedback circuit 36 Nmos pipe n3 conducting;When input signal vin3 is gradually increased, nmos pipe n2 gradually opens and the drain electrode electricity by nmos pipe n2 Pressure is gradually lowered, and so that nmos pipe n1 is gradually turned on;When input signal vin3 is more than vdd, pmos pipe p1 starts gradually to close Disconnected, when input signal vin3 continues to increase, the conducting of pmos pipe p1 gradually weakens, and so that the square-wave signal vo4 of output is started by 2 × vdd overturns as 0, and now, pmos pipe p3 turns on, and nmos pipe n3 cut-off, so that pmos pipe p2 cut-off, further speeds up square wave letter The upset of number vo4.
When input signal vin3 is gradually reduced from 2 × vdd, pmos pipe p1 is gradually turned on, by the drain electrode electricity of pmos pipe p1 Pressure gradually rises so that pmos pipe p2 is gradually turned on;When input signal vin3 is less than vdd, nmos pipe n2 gradually turns off, input Signal vin3 continues to reduce, then the conducting of nmos pipe n2 gradually weakens so that the square-wave signal vo4 exporting starts to be overturn as 2 by 0 ×vdd;Now, pmos pipe p3 cut-off, nmos pipe n3 conducting, so that nmos pipe n1 cut-off, further speeds up square-wave signal vo4's Upset.
After Schmidt trigger 3 obtains square-wave signal vo4, nmos pipe nn3 carries out amplitude limiting processing to square-wave signal vo4, obtains Amplitude range be 0 to vdd square-wave signal vo5, square-wave signal vo5 be transported to further carry out in phase inverter inv2 anti-phase Process, thus obtaining output signal vout3 with input signal vin3 homophase.
Embodiment two:
As shown in fig. 7, the level shift circuit of the present embodiment includes Schmidt trigger 4, native nmos pipe nn4 and anti- Phase device inv3.Schmidt trigger 4 includes transmitting high-voltage module 41, transmission low-voltage module 42 and reverse circuit 43, passes The input of the input of defeated high-voltage module 41 and transmission low-voltage module 42 is electrically connected with voltage signal inputs respectively.Pass The output end of defeated high-voltage module 41 sends high voltage signal to reverse circuit 43, and the output end of transmission low-voltage module 42 is to turning over Shifting circuit 43 sends low voltage signal.High voltage signal is the part signal of vdd to 2 × vdd in input signal vin4, low-voltage Signal is the part signal of 0 to vdd in input signal vin4.Reverse circuit 43 exports according to high voltage signal and low voltage signal Square-wave signal vo5.Schmidt trigger also includes the 3rd feedback circuit 44, and the 3rd feedback circuit 45 sends the 3rd to reverse circuit Feedback signal, reverse circuit 43 is according to the 3rd feedback signal output square-wave signal vo5.
Wherein, transmission high-voltage module 41 includes pmos pipe p14 and pmos pipe p15, and the grid of pmos pipe p14 is managed with pmos The drain electrode of p15 is electrically connected with voltage signal inputs respectively, and the source electrode of pmos pipe p14 is respectively connected to the grid of pmos pipe p15 The drain electrode of fixed level 1 × vdd, pmos pipe p14 is electrically connected with the source electrode of pmos pipe p15, and the drain electrode of pmos pipe p14 is managed with pmos The source electrode of p15 replaces output HIGH voltage signal.Transmission low-voltage module 42 includes nmos pipe n13 and nmos pipe n14, and nmos manages The grid of n13 is electrically connected with voltage signal inputs respectively with the source electrode of nmos pipe n14, and the drain electrode of nmos pipe n13 is managed with nmos The grid of n14 is respectively connected to fixed level 1 × vdd, and the source electrode of nmos pipe n13 is electrically connected with the drain electrode of nmos pipe n14, and nmos manages The source electrode of n13 is electrically connected with the drain electrode of nmos pipe n14, and the source electrode of nmos pipe n13 is replaced with the drain electrode of nmos pipe n14 and exports low electricity Pressure signal.
Reverse circuit 43 includes pmos pipe p11, pmos pipe p12, nmos pipe n11 and nmos pipe n12, the source of pmos pipe p11 The supply voltage of 2 × vdd is accessed in pole, the grid of pmos pipe p11 respectively with the drain electrode of pmos pipe p14 and the source electrode of pmos pipe p15 Electrical connection, the drain electrode of pmos pipe p11 is electrically connected with the source electrode of pmos pipe p12, and the grid of pmos pipe p12 accesses fixed level The drain electrode of 1vdd, pmos pipe p12 is electrically connected with the drain electrode of nmos pipe nn4.The drain electrode of nmos pipe n11 and the drain electrode of pmos pipe p12 Electrical connection, the grid of nmos pipe n11 accesses fixed level 1 × vdd, and the source electrode of nmos pipe n11 is electrically connected with the drain electrode of nmos pipe n12 Connect, the grid of nmos pipe n12 is electrically connected with the source electrode of nmos pipe n13 and the drain electrode of nmos pipe n14 respectively, the source of nmos pipe n12 Pole is grounded.
3rd feedback circuit 44 includes nmos pipe n15, nmos pipe n16, nmos pipe n17, the drain electrode of nmos pipe n15 and nmos The drain electrode electrical connection of pipe n11, the grid of nmos pipe n15 accesses fixed level 1 × vdd, and the source electrode of nmos pipe n15 is managed with nmos The drain electrode electrical connection of n16, the grid of nmos pipe n16 electrically connects with the output end of phase inverter inv3, the source electrode of nmos pipe n16 and The drain electrode electrical connection of nmos pipe n17, the grid of nmos pipe n17 is electrically connected with the output end of transmission low-voltage module 42, and nmos manages The source ground of n17.In 3rd feedback circuit 44, the effect of the grid access fixed level 1 × vdd of nmos pipe n15 is to ensure that Nmos pipe n15 and the pressure safety problem of nmos pipe n16.
In order to be better understood from the present invention, below the operation principle of each module of circuit in the present embodiment is described.
When input signal vin4 is less than vdd, the pmos pipe p15 in transmission high-voltage module 41 ends, and pmos pipe p14 leads Logical, then transmission high-voltage module 41 is vdd to the signal that reverse circuit 43 exports;When input signal vin4 is more than vdd, pmos Pipe p15 turns on, and pmos pipe p14 ends, then transmission high-voltage module 41 is vin4 to the signal that reverse circuit 43 exports.Realize defeated Send the part signal of vdd to 2 × vdd in input signal vin4.
When input signal vin4 is less than vdd, the nmos pipe n13 in transmission low-voltage module 42 ends, and nmos pipe n14 leads Logical, then transmission low-voltage module 42 is vin4 to the signal that reverse circuit 43 exports;When input signal vin4 is more than vdd, Nmos pipe n13 turns on, and nmos pipe n14 ends, then transmission low-voltage module 42 is vdd to the signal that reverse circuit 43 exports.Real Now convey the part signal of 0 to vdd in input signal vin4.
When input signal vin4 is equal to 0, nmos pipe n12 and nmos pipe n17 cut-off, pmos pipe p11 turns on, now, vo5 For 2 × vdd, vo6 is vdd, and vout4 is that 0, nmos pipe n16 ends;When input signal vin4 is gradually increased, nmos pipe n12 and Nmos pipe n17 is gradually turned on, and when input signal vin4 is more than vdd, pmos pipe p11 gradually turns off, with input signal vin4 It is gradually increased, the conducting of pmos pipe p11 gradually weakens so that vo5 starts to be overturn as 0 by 2 × vdd;Now, vout4 is vdd, Nmos pipe n16 is turned on, further speeds up the upset of square-wave signal vo5.
When input signal vin4 is gradually reduced from 2 × vdd, pmos pipe p11 is gradually turned on, when input signal vin4 is less than During vdd, nmos pipe n12 and nmos pipe n17 start gradually to turn off, with the lasting reduction of input signal vin4, nmos pipe n12's Conducting gradually weakens so that vo5 starts to overturn as 2 × vdd by 0, and now, vout4 is 0 so that nmos pipe n16 cut-off, enters one Step accelerates the upset of square-wave signal vo5.
After Schmidt trigger 4 obtains square-wave signal vo5, nmos pipe nn4 carries out amplitude limiting processing to square-wave signal vo5, obtains Amplitude range be 0 to vdd square-wave signal vo6, square-wave signal vo6 be transported to further carry out in phase inverter inv3 anti-phase Process, thus obtaining output signal vout4 with input signal vin4 homophase.
It should be noted that the transmission low-voltage in transmission low-voltage module 32 and second embodiment in first embodiment Module 42 all can be replaced with a native nmos pipe, and the drain electrode of native nmos pipe is electrically connected with voltage signal inputs Connect, the grid of native nmos pipe accesses fixed level 1 × vdd, the source electrode output low voltage signal of native nmos pipe.
From the foregoing, the level shift circuit of the present invention by using Schmidt trigger by the input signal side of being converted into Ripple signal, makes the edge steepening of input signal, and change in duty cycle is less, therefore, obtains the precipitous square-wave signal in edge rear Remain to keep preferable dutycycle after level processing of circuit.And because Schmidt trigger can work at higher voltages, its Retarding window is larger, and therefore stabilization kinetic force is higher.In order to the amplitude reduction of input signal being extremely the normal of late-class circuit The voltage amplitude of work, is provided with amplitude limiter circuit in level shift circuit.Because input signal is after Schmidt trigger, Phase inversion can occur, therefore, negative circuit is set, the signal of level shift circuit output and the phase place phase of input signal can be made With.Additionally, the present invention is avoided that the generation of level shift circuit burr, there is stronger anti-burr ability.
It should be noted that these are only the preferred embodiments of the present invention, but the design concept of invention is not limited thereto, The all insubstantial modifications present invention made using this design, are also each fallen within protection scope of the present invention.

Claims (7)

1. level shift circuit it is characterised in that: include Schmidt trigger, amplitude limiter circuit and negative circuit, described apply close The input signal of special trigger receiving voltage signal input part, described Schmidt trigger sends square wave letter to described amplitude limiter circuit Number, described amplitude limiter circuit sends entering the described square-wave signal after line amplitude limits to described negative circuit, described negative circuit The signal of output and described input signal homophase.
2. level shift circuit according to claim 1 it is characterised in that:
Described Schmidt trigger includes transmitting high-voltage module, transmission low-voltage module and reverse circuit, and described transmission is high The input of the input of voltage module and described transmission low-voltage module is electrically connected with described voltage signal inputs respectively;
The output end of described transmission high-voltage module sends high voltage signal, described transmission low-voltage module to described reverse circuit Output end to described reverse circuit send low voltage signal;
Described reverse circuit exports described square-wave signal according to described high voltage signal and described low voltage signal.
3. level shift circuit according to claim 2 it is characterised in that: it is anti-that described Schmidt trigger also includes first Current feed circuit and the second feedback circuit, described first feedback circuit to described reverse circuit send first feedback signal, described second Feedback circuit sends the second feedback signal to described reverse circuit, and described reverse circuit is according to the described first feedback signal and described Square-wave signal described in second feedback signal output.
4. level shift circuit according to claim 2 it is characterised in that: it is anti-that described Schmidt trigger also includes the 3rd Current feed circuit, described 3rd feedback circuit sends the 3rd feedback signal to described reverse circuit, and described reverse circuit is according to described the Square-wave signal described in three feedback signal outputs.
5. the level shift circuit according to any one of claim 2 to 4 it is characterised in that: described transmission high-voltage module Including a pmos pipe and the 2nd pmos pipe, the grid of a described pmos pipe and the drain electrode of described 2nd pmos pipe respectively with institute State voltage signal inputs electrical connection, the source electrode of a described pmos pipe and the grid of described 2nd pmos pipe are respectively connected to first Fixed level, the drain electrode of a described pmos pipe is electrically connected with the source electrode of described 2nd pmos pipe, the leakage of a described pmos pipe Pole is replaced with the source electrode of described 2nd pmos pipe and exports described high voltage signal.
6. the level shift circuit according to any one of claim 2 to 4 it is characterised in that: described transmission low-voltage module Including a nmos pipe and the 2nd nmos pipe, the grid of a described nmos pipe and the source electrode of described 2nd nmos pipe respectively with institute State voltage signal inputs electrical connection, the drain electrode of a described nmos pipe and the grid of described 2nd nmos pipe are respectively connected to second Fixed level, the source electrode of a described nmos pipe is electrically connected with the drain electrode of described 2nd nmos pipe, the source of a described nmos pipe Pole is replaced with the drain electrode of described 2nd nmos pipe and exports described low voltage signal.
7. the level shift circuit according to any one of claim 2 to 4 it is characterised in that: described transmission low-voltage module Manage including a native nmos, the drain electrode of described native nmos pipe is electrically connected with described voltage signal inputs, described The grid of native nmos pipe accesses the 3rd fixed level, the source electrode output described low-voltage letter of described native nmos pipe Number.
CN201610806908.0A 2016-09-06 2016-09-06 Level shift circuit Active CN106341119B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610806908.0A CN106341119B (en) 2016-09-06 2016-09-06 Level shift circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610806908.0A CN106341119B (en) 2016-09-06 2016-09-06 Level shift circuit

Publications (2)

Publication Number Publication Date
CN106341119A true CN106341119A (en) 2017-01-18
CN106341119B CN106341119B (en) 2019-06-28

Family

ID=57823816

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610806908.0A Active CN106341119B (en) 2016-09-06 2016-09-06 Level shift circuit

Country Status (1)

Country Link
CN (1) CN106341119B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107528580A (en) * 2017-09-22 2017-12-29 上海安其威微电子科技有限公司 Level shifting circuit
CN108649931A (en) * 2018-02-12 2018-10-12 南京胜跃新材料科技有限公司 A kind of adjustable high-speed level shifter circuit of duty ratio

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091264A (en) * 1998-05-27 2000-07-18 Vanguard International Semiconductor Corporation Schmitt trigger input stage
JP2007208714A (en) * 2006-02-02 2007-08-16 Freescale Semiconductor Inc Level shifter circuit
CN200944638Y (en) * 2006-08-07 2007-09-05 海信集团有限公司 Level conversion circuit and TV set equipped with the circuit
CN105811960A (en) * 2016-03-03 2016-07-27 电子科技大学 Level shifting circuit using thin gate oxide MOS tubes

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091264A (en) * 1998-05-27 2000-07-18 Vanguard International Semiconductor Corporation Schmitt trigger input stage
JP2007208714A (en) * 2006-02-02 2007-08-16 Freescale Semiconductor Inc Level shifter circuit
CN200944638Y (en) * 2006-08-07 2007-09-05 海信集团有限公司 Level conversion circuit and TV set equipped with the circuit
CN105811960A (en) * 2016-03-03 2016-07-27 电子科技大学 Level shifting circuit using thin gate oxide MOS tubes

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107528580A (en) * 2017-09-22 2017-12-29 上海安其威微电子科技有限公司 Level shifting circuit
CN108649931A (en) * 2018-02-12 2018-10-12 南京胜跃新材料科技有限公司 A kind of adjustable high-speed level shifter circuit of duty ratio
CN108649931B (en) * 2018-02-12 2019-03-05 南京胜跃新材料科技有限公司 A kind of adjustable high-speed level shifter circuit of duty ratio

Also Published As

Publication number Publication date
CN106341119B (en) 2019-06-28

Similar Documents

Publication Publication Date Title
US20120293230A1 (en) Ringing suppression circuit
CN107710620B (en) Input/output (I/O) driver
US9806716B2 (en) Output signal generation circuitry for converting an input signal from a source voltage domain into an output signal for a destination voltage domain
US20120280733A1 (en) Adjusting circuit of duty cycle and its method
CN103297012B (en) Gate driving circuit
US10243564B2 (en) Input-output receiver
CN101741373B (en) Low voltage differential signal driver adaptive to various IO power supplies
CN106341119A (en) Level shifting circuit
US8872561B2 (en) Systems and methods for edge control based on detecting current direction in a switched output stage
CN112165319A (en) Upper bridge arm driving circuit, high-voltage integrated circuit and power module
CN105048855A (en) Nano-second pulse generator with adjustable pulse width and output impedance
CN105337590A (en) CNFET-based double-edge pulse signal generator
US8970312B2 (en) Differential ring oscillation circuit, device, and oscillation control method
CN102832807B (en) Current control circuit for charge pump
CN206850404U (en) A kind of line under-voltage protection circuit with the input of retarding window wide scope
CN208986916U (en) One kind being based on capacity coupled common mode electrical level conversion circuit
CN101212221B (en) Buffer in ultra-low power consumption integrated circuit
CN213186068U (en) Protection unit circuit and system for protecting half-bridge module
JP2009053133A (en) Earth fault detection circuit for vehicle
US20030048670A1 (en) Output buffer for a nonvolatile memory with output signal switching noise reduction, and nonvolatile memory comprising the same
CN104299647A (en) Negative pressure converting circuit
CN207853792U (en) Motor-drive circuit
CN104901677B (en) A kind of input/output interface device and chip system
CN103475354B (en) The pull-up terminal resistance testing circuit of high-speed interface
US20160294372A1 (en) Signal potential converter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant