CN106328206B - Programming signal generating device of non-volatile memory - Google Patents
Programming signal generating device of non-volatile memory Download PDFInfo
- Publication number
- CN106328206B CN106328206B CN201510379333.4A CN201510379333A CN106328206B CN 106328206 B CN106328206 B CN 106328206B CN 201510379333 A CN201510379333 A CN 201510379333A CN 106328206 B CN106328206 B CN 106328206B
- Authority
- CN
- China
- Prior art keywords
- signal
- sawtooth wave
- slope
- current source
- programming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 26
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 9
- 238000000034 method Methods 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 18
- 239000004065 semiconductor Substances 0.000 description 4
- 230000005611 electricity Effects 0.000 description 2
- 230000005055 memory storage Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035772 mutation Effects 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a programming signal generating device of a non-volatile memory. The device includes: the circuit comprises a sawtooth wave generating circuit, a sawtooth wave slope compensation circuit, a control sawtooth wave generating circuit and a logic control circuit. The sawtooth wave slope compensation circuit compensates the slope of the sawtooth voltage signal output by the sawtooth wave generation circuit according to the slope compensation value corresponding to the programming cycle in the programming cycle. In the actual programming process, the logic control circuit can adjust the slope compensation value according to the programming period, and the slope compensation value of the logic control circuit increases along with the increase of the programming period, so that the programming voltage can reach the preset value more quickly, and the programming time is reduced.
Description
Technical field
The present invention relates to semiconductor field, the programming signal of more particularly to a kind of non-volatility memorizer is generated
Device.
Background technique
In semiconductor field, semiconductor memory is generally comprised: volatile storage and non-volatility memorizer.Volatilization
Property memory storage information can disappear automatically after memory power down, such as Static RAM and dynamic random storage
Device.Relative to volatile storage, the storage signal of non-volatility memorizer still has after memory power down, such as: only
Read memory and flash memory.
A built-in programming signal generation device in non-volatility memorizer.The programming signal generation device can be in memory
Storage unit on load a program voltage, so that the threshold voltage of storage unit or resistance is changed, to change storage
The storage information of unit.
The program voltage signal is square wave voltage signal in the prior art, shows a kind of square-wave voltage letter referring to Fig. 1
Number waveform diagram.The square wave voltage signal increases fixed voltage value after each programming cycle, when the square wave voltage signal
Voltage value when reaching preset value, terminate programming.The voltage value improved due to each programming cycle of existing square wave voltage signal
For fixed value, thus need multiple periods that the program voltage loaded in storage unit can just be made to reach preset value, programming time is long.
Summary of the invention
In view of this, the present invention provides a kind of programming signal generation device of non-volatility memorizer, when reducing programming
Between.
To achieve the above object, the invention provides the following technical scheme:
A kind of non-volatile programming signal generation device for compiling memory, described device include:
Export the sawtooth wave generating circuit of sawtooth voltage signal;
The sawtooth wave slope equalizer being connected with the sawtooth wave generating circuit is used in each programming cycle, according to
Slope-compensation value corresponding with the programming cycle compensates the slope of sawtooth voltage signal;
The logic control circuit being connected with the sawtooth wave generating circuit and the sawtooth wave slope equalizer, for controlling
The sawtooth wave generating circuit output sawtooth voltage signal is made, and adjusts the slope-compensation value according to programming cycle, wherein
The slope-compensation value increases with the increase of programming cycle.
Preferably, further includes:
The circuit for producing high voltage being connected with the logic control circuit and the sawtooth wave slope equalizer is used for institute
State sawtooth wave slope equalizer output constant high-pressure.
Preferably, the sawtooth wave slope equalizer includes:
Buffer the signal buffer branch of the sawtooth voltage signal;
The signal adjustment branch being connected with the signal buffer branch, the signal adjust branch, in each programming week
In phase, the slope of sawtooth voltage signal is compensated according to slope-compensation value corresponding with the programming cycle.
Preferably, the signal buffer branch includes: operational amplifier;
The non-inverting input terminal of the operational amplifier is connected with the sawtooth wave generating circuit;
The inverting input terminal of the operational amplifier is connected with the output end of the operational amplifier;
The output end of the operational amplifier is connected with signal adjustment branch.
Preferably, the signal adjustment branch includes:
Power supply, constant-current source I1, constant-current source I2, variable current source I3, switch SW1, switch SW2, switch SW3, capacitor C1, electricity
Hold C2 and signal output end;
One end of the switch SW1 is connected with the output end of the operational amplifier, the other end of the switch SW1 and institute
The anode for stating constant-current source I1 is connected;
One end of the switch SW2 is connected with the output end of the operational amplifier, the other end of the switch SW2 and institute
Constant-current source I2 cathode is stated to be connected;
The cathode of the constant-current source I1 is connected with the power supply, the plus earth of the constant-current source I2;
The first terminals of the capacitor C1 are connected with the output end of the operational amplifier, and the second of the capacitor C1 connects
Line end is connected with the anode of the variable current source I3;
The first terminals of the capacitor C2 are connected with the output end of the operational amplifier, and the second of the capacitor C2 connects
Line end ground connection;
The cathode of the variable current source I3 is connected with voltage output module;
The signal output end positive phase with the second terminals of the capacitor C1 and the variable current source I3 respectively
Even;
The second terminals of one end of the switch SW3 and the capacitor C1, the anode of the variable current source I3 and
The signal output end is connected, the other end ground connection of the switch SW3.
It can be seen via above technical scheme that compared with prior art, non-volatile deposited the present disclosure provides a kind of
The programming signal generation device of reservoir.The device includes: sawtooth wave generating circuit, sawtooth wave slope equalizer and control saw
Tooth wave generation circuit and logic control circuit.Wherein, sawtooth wave slope equalizer is in programming cycle according to all with the programming
Phase, corresponding slope-compensation value compensated the slope for the sawtooth voltage signal that sawtooth wave generating circuit exports.In actual program
In the process, since the logic control circuit can be adjusted the slope-compensation value according to programming cycle, slope-compensation
Value increases with the increase of programming cycle, thus program voltage can reach preset value faster, reduce programming time.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
The embodiment of invention for those of ordinary skill in the art without creative efforts, can also basis
The attached drawing of offer obtains other attached drawings.
Fig. 1 shows a kind of waveform diagram of square wave voltage signal;
Fig. 2 shows a kind of programming signal generation devices of non-volatility memorizer disclosed in one embodiment of the invention
Structural schematic diagram;
Fig. 3 shows a kind of circuit diagram of sawtooth wave generating circuit disclosed in the embodiment of the present invention;
Fig. 4 shows the input-output wave shape figure of sawtooth wave generating circuit of the present invention;
Fig. 5 shows the circuit diagram of logic control circuit disclosed in one embodiment of the invention;
Fig. 6 shows divide by four circuit input-output wave shape;
Fig. 7 has gone out the comparison diagram before and after sawtooth voltage signal compensation disclosed in the embodiment of the present invention
Fig. 8 shows a kind of programming signal structural representation of non-volatility memorizer disclosed in another embodiment of the present invention
Figure;
Fig. 9 shows the circuit diagram of another embodiment of the present invention mesohigh generation circuit;
Figure 10 shows the circuit diagram of sawtooth wave slope equalizer disclosed in the present embodiment;
Figure 11 shows the circuit diagram of variable current source disclosed by the embodiments of the present invention.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
A kind of programming signal generation dress of non-volatility memorizer disclosed in one embodiment of the invention is shown referring to fig. 2
The structural schematic diagram set.
In the present embodiment, the device include: sawtooth wave generating circuit 1, sawtooth wave slope equalizer 2 and with it is described
The logic control circuit 3 that sawtooth wave generating circuit 1 is connected with sawtooth wave slope equalizer
Wherein, sawtooth wave generating circuit 1, for exporting sawtooth voltage signal.The embodiment of the present invention is shown referring to Fig. 3
Disclosed in a kind of circuit diagram of sawtooth wave generating circuit.
Operational amplifier A1, resistance R1, R2, R3 and capacitor C1 form integrating circuit, and R2=R3 in figure.Input square wave
It is added in the reverse input end of integrating circuit, when Vin is+Vdd, the output voltage Vout of integrating circuit will be as the time be toward losing side
To linear increase, when Vin is 0, Vout will be as the time be toward positive direction linear increase;Input-output wave shape figure is as shown in Figure 4.
Slope equalizer 2, for receiving the sawtooth voltage signal of the output of sawtooth wave generating circuit 1, and in programming week
According to slope-compensation value corresponding with the programming cycle in phase, the slope of the sawtooth voltage signal is compensated.
Logic control circuit 3, for opening or closing for sawtooth wave generating circuit 1 and sawtooth wave slope equalizer 2, and
It is adjusted according to slope-compensation value of the programming cycle to sawtooth wave compensation circuit 2.It should be noted that the slope-compensation value
Increase with the increase of programming cycle.Such as: in the first programming cycle, logic control circuit 3 controls sawtooth wave compensation circuit 2
Slope step value be M;Second programming cycle, the slope-compensation value that logic control circuit 3 controls sawtooth wave compensation circuit 2 is N,
N is greater than M.
The circuit diagram of logic control circuit disclosed in one embodiment of the invention is shown referring to Fig. 5.
Input square wave is by generating clock signal clk after divide by four circuit, and when CLK is effective, SW1 is closed, SW2 and SW3
It opens, when CLK is invalid, SW1 is opened, SW2 and SW3 closure.Every to pass through a CLK rising edge, cycle detection circuit makes N add 1,
Middle N is the programming cycle number that circuit has been subjected to, and N is equal to 0 when initial, and output controls I3_SW1, I3_SW2, I3_ to control logic
The state of SW3, I3_SW4.Divide by four circuit input-output wave shape is shown referring to Fig. 6.
It should be noted that in the present embodiment, the second sawtooth voltage which exports in a programming cycle
Signal is 4 waveforms.The comparison diagram before and after sawtooth voltage signal compensation disclosed in the embodiment of the present invention is gone out referring to Fig. 7.
The number of the waveform can be adjusted according to the needs of actual conditions, and the present invention did not limit in the single programming period, sawtooth wave
The waveform number of voltage signal.
As seen from the above embodiment, the present disclosure provides a kind of programming signals of non-volatility memorizer to generate dress
It sets.The device includes: sawtooth wave generating circuit, sawtooth wave slope equalizer and control sawtooth wave generating circuit and logic control
Circuit processed.Wherein, sawtooth wave slope equalizer is in programming cycle according to slope-compensation value pair corresponding with the programming cycle
The slope of the sawtooth voltage signal of sawtooth wave generating circuit output compensates.During actual program, due to the logic
Control circuit can be adjusted the slope-compensation value according to programming cycle, slope-compensation value with programming cycle increase
And increase, thus program voltage can reach preset value faster, reduce programming time.
A kind of programming signal structure of non-volatility memorizer disclosed in another embodiment of the present invention is shown referring to Fig. 8
Schematic diagram.
Device in the present embodiment further include: the height being connected with the logic control circuit 3 and sawtooth wave generating circuit 2
Press generation circuit 4.The circuit for producing high voltage 4 is for exporting constant high pressure to sawtooth wave generating circuit.The constant high pressure can
For carrying out the restriction of voltage value to compensated sawtooth voltage signal, that is to say, that compensated sawtooth voltage signal
Maximum voltage value does not exceed the constant high pressure.Another embodiment of the present invention mesohigh generation circuit is shown referring to Fig. 9
Circuit diagram.
The example is DICKSON charge pump.CLKA and CLKB is the non-overlapping clock of two-phase, since capacitor voltage difference of the two ends cannot
Mutation, in CLKA between high period, capacitor C1 top crown voltage becomes VDD+V φ (V φ is clock high level), than pole on C2
Plate voltage is high (CLKB is low level), is connected using the M1 of diode fashion connection, C1 charge is shifted to C2, when CLKA is invalid
When, C1 top crown voltage reduces V φ, and C2 voltage ratio C1 high, M1 can not be connected at this time, and C2 charge cannot flow back.Pass through cascade
Multistage identical structure, all only positive charge pathway of every level-one, therefore output voltage is continuously improved, final output voltage
HVout can reach VDD+N*V φ-Vth, and Vth is the threshold voltage of metal-oxide-semiconductor M4, and N is series, the N=4 in Fig. 9.
In addition, in the present embodiment the sawtooth wave slope equalizer include: signal buffer branch and with signal buffer branch
The connected signal in road adjusts branch.
Wherein, signal buffer branch, for being buffered to the sawtooth signal that sawtooth wave generating circuit exports.And it will delay
Sawtooth voltage signal after punching is sent to signal adjustment branch;
Signal adjusts branch, is used in each programming cycle, according to slope-compensation value pair corresponding with the programming cycle
The slope of sawtooth voltage signal compensates.
Further, the invention also discloses the circuit connection diagrams of the sawtooth wave slope equalizer of the device, referring to Figure 10
Show the circuit diagram of sawtooth wave slope equalizer disclosed in the present embodiment.
In the present embodiment, which includes: operational amplifier, power supply, constant-current source I1, constant-current source
I2, variable current source constant-current source I3, switch SW1, switch SW2, switch SW3, capacitor C1, capacitor C2 and signal output end.
Wherein, the non-inverting input terminal of operational amplifier is connected with signal output module, defeated for receiving signal output module
The first sawtooth voltage signal out.
The inverting input terminal of operational amplifier is connected with the output end of operational amplifier.
The output end of operational amplifier is connected with signal adjustment branch.
One end of switch SW1 is connected with the output end of operational amplifier, the other end of switch SW1 and the anode of constant-current source I1
It is connected.
One end of switch SW2 is connected with the output end of operational amplifier, the other end and the constant-current source I2 cathode phase of switch SW2
Even.
The cathode of constant-current source I1 is connected with power supply and the plus earth of the constant-current source I2.
The first terminals of capacitor C1 are connected with the output end of operational amplifier, the second terminals and constant-current source of capacitor C1
The anode of I3 is connected.
The first terminals of capacitor C2 are connected with the output end of operational amplifier, the second terminals ground connection of capacitor C2.
The cathode of variable current source I3 is connected with voltage output module, for receiving the first electricity of voltage output module output
Pressure;
Signal output end is connected with the anode of the second terminals of capacitor C1 and variable current source I3 respectively.
One end of switch SW3 and the second terminals of capacitor C1, the anode of variable current source I3 and signal output end phase
Even, the other end ground connection of switch SW3.
It, should when switch SW1 is in closed state, and switch SW2 and switch SW3 are in an off state in programming process
Sawtooth wave slope equalizer is opened;When switch SW1 is in an off state, switch SW2 and switch SW3 in the closure state,
Sawtooth wave slope equalizer is closed.
The circuit diagram of variable current source disclosed by the embodiments of the present invention is shown referring to Figure 11.
The variable current source is by four constant-current sources I3_1, I3_2, I3_3, I3_4 and 4 switches I3_SW1, I3_SW2, I3_
SW3, I3_SW4, composition, the relationship of constant current source current size are as follows: I3_1=I3_2=I3_3=I3_4=I.4 switch beat
Opening and closing conjunction is related with programming cycle, for example, when being in first programming cycle, I3_SW1 closure, I3_SW2, I3_SW3, I3_
SW4 is opened, I3=I;When being in second programming cycle, I3_SW1I3_SW2 closure, I3_SW3, I3_SW4 are opened, I3=
2I;When being in third programming cycle, I3_SW1, I3_SW2, I3_SW3 closure, I3_SW4 opening, I3=3I;4th volume
When the journey period, I3_SW1, I3_SW2, I3_SW3, I3_SW4 closure, I3=4I.Switch state is controlled by logic control circuit.
In programming, logic control circuit is adjusted according to size of the programming cycle to the variable current source I3 electric current exported
It is whole, to adjust the slope-compensation value of sawtooth wave slope equalizer.
Each embodiment in this specification is described in a progressive manner, the highlights of each of the examples are with other
The difference of embodiment, the same or similar parts in each embodiment may refer to each other.For device disclosed in embodiment
For, since it is corresponded to the methods disclosed in the examples, so being described relatively simple, related place is said referring to method part
It is bright.
The foregoing description of the disclosed embodiments enables those skilled in the art to implement or use the present invention.
Various modifications to these embodiments will be readily apparent to those skilled in the art, as defined herein
General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention
It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one
The widest scope of cause.
Claims (5)
1. a kind of programming signal generation device of non-volatility memorizer, which is characterized in that described device includes:
Export the sawtooth wave generating circuit of sawtooth voltage signal;
The sawtooth wave slope equalizer being connected with the sawtooth wave generating circuit, in each programming cycle, according to institute
The corresponding slope-compensation value of programming cycle is stated to compensate the slope of sawtooth voltage signal;
The logic control circuit being connected with the sawtooth wave generating circuit and the sawtooth wave slope equalizer, for controlling
Sawtooth wave generating circuit output sawtooth voltage signal is stated, and adjusts the slope-compensation value according to programming cycle, wherein described
Slope-compensation value increases with the increase of programming cycle.
2. the apparatus according to claim 1, which is characterized in that further include:
The circuit for producing high voltage being connected with the logic control circuit and the sawtooth wave slope equalizer is used for the saw
Tooth wave slope equalizer exports constant high-pressure.
3. the apparatus according to claim 1, which is characterized in that the sawtooth wave slope equalizer includes:
Buffer the signal buffer branch of the sawtooth voltage signal;
The signal adjustment branch being connected with the signal buffer branch, the signal adjust branch, are used in each programming cycle,
The slope of sawtooth voltage signal is compensated according to slope-compensation value corresponding with the programming cycle.
4. device according to claim 3, which is characterized in that the signal buffer branch includes: operational amplifier;
The non-inverting input terminal of the operational amplifier is connected with the sawtooth wave generating circuit;
The inverting input terminal of the operational amplifier is connected with the output end of the operational amplifier;
The output end of the operational amplifier is connected with signal adjustment branch.
5. device according to claim 4, which is characterized in that the signal adjusts branch and includes:
Power supply, constant-current source I1, constant-current source I2, variable current source I3, switch SW1, switch SW2, switch SW3, capacitor C1, capacitor C2
And signal output end;
One end of the switch SW1 is connected with the output end of the operational amplifier, the other end of the switch SW1 and the perseverance
The anode of stream source I1 is connected;
One end of the switch SW2 is connected with the output end of the operational amplifier, the other end of the switch SW2 and the perseverance
Stream source I2 cathode is connected;
The cathode of the constant-current source I1 is connected with the power supply, the plus earth of the constant-current source I2;
The first terminals of the capacitor C1 are connected with the output end of the operational amplifier, the second terminals of the capacitor C1
It is connected with the anode of the variable current source I3;
The first terminals of the capacitor C2 are connected with the output end of the operational amplifier, the second terminals of the capacitor C2
Ground connection;
The cathode of the variable current source I3 is connected with voltage output module;
The signal output end is connected with the anode of the second terminals of the capacitor C1 and the variable current source I3 respectively;
One end of the switch SW3 and the second terminals of the capacitor C1, the anode of the variable current source I3 and described
Signal output end is connected, the other end ground connection of the switch SW3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510379333.4A CN106328206B (en) | 2015-07-01 | 2015-07-01 | Programming signal generating device of non-volatile memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510379333.4A CN106328206B (en) | 2015-07-01 | 2015-07-01 | Programming signal generating device of non-volatile memory |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106328206A CN106328206A (en) | 2017-01-11 |
CN106328206B true CN106328206B (en) | 2019-06-21 |
Family
ID=57726749
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510379333.4A Active CN106328206B (en) | 2015-07-01 | 2015-07-01 | Programming signal generating device of non-volatile memory |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106328206B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101469978A (en) * | 2007-12-29 | 2009-07-01 | 北京时代之峰科技有限公司 | Adjustable automatic wave amplitude gain compensation method and circuit for ultrasonic thickness gauge |
CN101534052A (en) * | 2008-03-11 | 2009-09-16 | 台湾类比科技股份有限公司 | Slope compensation circuit, method thereof and pulse width modulation boost circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101133511B1 (en) * | 2009-12-23 | 2012-04-05 | 매그나칩 반도체 유한회사 | Waveform generation circuit |
-
2015
- 2015-07-01 CN CN201510379333.4A patent/CN106328206B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101469978A (en) * | 2007-12-29 | 2009-07-01 | 北京时代之峰科技有限公司 | Adjustable automatic wave amplitude gain compensation method and circuit for ultrasonic thickness gauge |
CN101534052A (en) * | 2008-03-11 | 2009-09-16 | 台湾类比科技股份有限公司 | Slope compensation circuit, method thereof and pulse width modulation boost circuit |
Also Published As
Publication number | Publication date |
---|---|
CN106328206A (en) | 2017-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105183067B (en) | The high pressure LDO of charge pumps | |
US5483434A (en) | High voltage generator having output current control | |
CN102130666B (en) | Duty ratio regulation circuit and method | |
WO2016064528A1 (en) | Circuits and methods providing three-level signals at a synchronous buck converter | |
CN101674009A (en) | Charge pump output voltage regulation circuit | |
CN103647449A (en) | Boost charge pump circuit | |
CN102594123A (en) | Control circuit for switching power supply, control method, switching power supply and electronic apparatus | |
US8970270B2 (en) | Duty cycle adjusting circuit and adjusting method | |
CN203896186U (en) | Charge pump circuit | |
US20150028839A1 (en) | High efficiency switched capacitor voltage regulator | |
CN101951144A (en) | Efficient charge pump and working method thereof | |
CN106067787A (en) | A kind of clock generation circuit being applied to charge pump system | |
CN107493013B (en) | A kind of charge pump circuit reducing the erasable power consumption of memory | |
US11863191B2 (en) | Combining voltage ramps to create linear voltage ramp | |
CN101325408A (en) | Circuit for generating triangular wave | |
CN102025269B (en) | Charge pump | |
US20200186137A1 (en) | Phase error correction for clock signals | |
CN107040250B (en) | A kind of voltage mode driving circuit | |
CN104143907B (en) | Double-ring charge pump control circuit for discontinuous current control | |
CN106328206B (en) | Programming signal generating device of non-volatile memory | |
CN101005236B (en) | Booster circuit | |
CN102280127B (en) | Clock generation circuit and charge pump system | |
CN102498670A (en) | Delay-locked loop having a delay independent of input signal duty cycle variation | |
CN205811975U (en) | It is applied to the clock generation circuit of charge pump system | |
CN107276396B (en) | Negative pressure charge pump |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |