CN106124970B - The fault filling method and device of SRAM type FPGA - Google Patents
The fault filling method and device of SRAM type FPGA Download PDFInfo
- Publication number
- CN106124970B CN106124970B CN201610446085.5A CN201610446085A CN106124970B CN 106124970 B CN106124970 B CN 106124970B CN 201610446085 A CN201610446085 A CN 201610446085A CN 106124970 B CN106124970 B CN 106124970B
- Authority
- CN
- China
- Prior art keywords
- fault location
- direct fault
- configuration file
- fpga
- storage unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318516—Test of programmable logic devices [PLDs]
- G01R31/318519—Test of field programmable gate arrays [FPGA]
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The present invention relates to the fault filling method and device of a kind of SRAM type FPGA, this method includes obtaining the initial configuration file of FPGA to be measured；Logical resource in the use in initial configuration file is obtained, and determines the configuration file position of the corresponding configurable storage unit of logical resource in use；Determine that direct fault location position, direct fault location position are corresponding with the configuration file position of configurable storage unit；The configuration bit position of overturning direct fault location position obtains direct fault location configuration file；Direct fault location configuration file is downloaded in FPGA to be measured.The fault filling method of SRAM type FPGA, direct fault location is carried out without whole positions to FPGA, by only carrying out direct fault location to the logical resource in using, it can be improved the direct fault location efficiency of SRAM type FPGA, also, tester can rapidly evaluate whether failure has an impact to FPGA function according to the feedback of direct fault location.
Description
Technical field
The present invention relates to FPGA space reliability technical fields, more particularly to the direct fault location side of SRAM type FPGA a kind of
Method and device.
Background technique
SRAM (Static Random Access Memory, i.e. static random access memory) type FPGA (Field-
Programmable Gate Array, i.e. field programmable gate array) due to its repeatable configuration, flexibility it is high, resourceful
The advantages that, it is widely used in space industry.The internal resource of SRAM type FPGA is realized by the storage unit of SRAM type, and SRAM
The storage unit of type is very sensitive to space radiation, and Space heavy ion and proton are seriously threatened in the single-particle inversion wherein generated
It is operated normally, and becomes the emphasis and focus of industry research and engineer application.
Single-particle inversion (Single Event Upset, SEU)：Refer to since single-particle radiation causes the logic state of circuit
It changes, i.e., logical one becomes logical zero or logical zero becomes logical one, causes circuit logic function chaotic.
Single-particle inversion is one of single particle effect (Single Event Effects, SEE), fault filling method
The common method for assessing FPGA single particle effect sensibility, principle be using technologies such as hardware, software, emulation to device or
Failure, the influence that assessment failure runs device performance or system are injected in system.Common SRAM type FPGA in industry at present
Fault filling method injects using failure at random or injects by turn the evaluation to realize device radiation resistance.But single-particle inversion
Be in the generation position of SRAM type FPGA it is random, according to random injection or by turn injection mode to whole positions of FPGA into
Row direct fault location will devote a tremendous amount of time and just can determine that abort situation, therefore, existing SRAM type FPGA fault filling method
Low efficiency can not rapidly evaluate whether failure has an impact FPGA function.
Summary of the invention
Based on this, it is necessary to provide a kind of SRAM type FPGA that can be improved direct fault location efficiency fault filling method and
Device.
A kind of fault filling method of SRAM type FPGA, includes the following steps：
Obtain the initial configuration file of FPGA to be measured；
Logical resource in the use in the initial configuration file is obtained, and determines that logical resource correspondence can in the use
The configuration file position of configuration memory cell；
Determine direct fault location position, the configuration file position pair of the direct fault location position and the configurable storage unit
It answers；
The configuration bit position for overturning the direct fault location position obtains direct fault location configuration file；
The direct fault location configuration file is downloaded in the FPGA to be measured.
In one embodiment, the configuration bit position of the overturning direct fault location position obtains direct fault location configuration text
The step of part includes：
The configuration bit position for overturning a type of configurable storage unit in the direct fault location position obtains failure note
Enter configuration file.
In one embodiment, the configuration bit position of the overturning direct fault location position obtains direct fault location configuration text
The step of part includes：
The configuration bit position for overturning a plurality of types of configurable storage units in the direct fault location position respectively obtains event
Barrier injection configuration file.
In one embodiment, the step downloaded to the direct fault location configuration file in the FPGA to be measured it
Afterwards, further include：
The FPGA is run to verify the FPGA and whether fail and be verified result；
When the corresponding configuration bit position in the direct fault location position is not reversed all, returns and overturn the direct fault location
The step of configuration bit position of position obtains direct fault location configuration file；
When the corresponding configuration bit position in the direct fault location position is all reversed, according to the verification result, described
The type of the corresponding configurable storage unit in direct fault location position and the direct fault location position determines failure mode.
In one embodiment, logical resource in the use obtained in the initial configuration file, and described in determination
The step of configuration file position of the corresponding configurable storage unit of logical resource, includes in use：
Determine the user logic resource in the initial configuration file；
Distinguish logical resource in unused logical resource and the use in the user logic resource；
Determine the configuration file position of the corresponding configurable storage unit of logical resource in the use.
A kind of fault injection device of SRAM type FPGA, including：
Initial configuration obtains module, for obtaining the initial configuration file of FPGA to be measured；
Analysis module for obtaining logical resource in the use in the initial configuration file, and determines in the use
The configuration file position of the corresponding configurable storage unit of logical resource；
Abort situation determining module, for determining that direct fault location position, the direct fault location position are deposited with described can configure
The configuration file position of storage unit is corresponding；
Flip module, the configuration bit position for overturning the direct fault location position obtain direct fault location configuration file；
Direct fault location module, for downloading to the direct fault location configuration file in the FPGA to be measured.
In one embodiment, the flip module, for overturning a type of in the direct fault location position match
The configuration bit position for setting storage unit obtains direct fault location configuration file.
In one embodiment, the flip module, it is a plurality of types of in the direct fault location position for overturning respectively
The configuration bit position of configurable storage unit obtains direct fault location configuration file.
In one embodiment, whether authentication module fails and obtains to verify the FPGA for running the FPGA
Verification result；
Failure analysis module, for when the corresponding configuration bit position in the direct fault location position is all reversed, according to
The verification result, the type of the corresponding configurable storage unit in the direct fault location position and the direct fault location position are determining
Failure mode；
The flip module is also used to when the corresponding configuration bit position in the direct fault location position is not reversed all,
The configuration bit position for overturning next direct fault location position obtains direct fault location configuration file.
In one embodiment, the analysis module, including：
User obtains source obtaining module, for determining the user logic resource in the initial configuration file；
Discriminating module, for distinguishing logical resource in unused logical resource and use in the user logic resource；
Storage unit obtains module, for determining the configuration text of the corresponding configurable storage unit of logical resource in the use
Part position.
The fault filling method of SRAM type FPGA, by analyzed to obtain in the initial configuration file to FPGA using
Middle logical resource, and direct fault location only is carried out to the logical resource in using.Single-particle inversion, which only has, occurs in use patrol
When collecting in resource, it is likely to have an impact FPGA normal operation.The fault filling method of SRAM type FPGA, without to FPGA
Whole positions carry out direct fault location, by only in using logical resource carry out direct fault location, can be improved SRAM type
The direct fault location efficiency of FPGA, also, tester can rapidly evaluate failure to FPGA function according to the feedback of direct fault location
Whether can have an impact.
Detailed description of the invention
Fig. 1 is the flow chart of the fault filling method of the SRAM type FPGA of one embodiment；
Fig. 2 is a kind of configuration bit position of the corresponding configurable storage unit in a direct fault location position of embodiment；
Fig. 3 is the direct fault location configuration file for obtaining configuration bit bit flipping as shown in Figure 2；
Fig. 4 is the flow chart of the fault filling method of the SRAM type FPGA of another embodiment；
Fig. 5 is the functional block diagram of the fault injection device of the SRAM type FPGA of one embodiment；
Fig. 6 is the functional block diagram of the fault injection device of the SRAM type FPGA of another embodiment.
Specific embodiment
In order to which the purpose of the present invention, technical solution and advantage is more clearly understood, with reference to the accompanying drawings and embodiments,
The present invention will be described in further detail.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention,
Do not limit the present invention.
In one embodiment, as shown in Figure 1, providing the fault filling method of SRAM type FPGA a kind of, the present embodiment
It is applied to be illustrated for computer in this way, operation has a kind of application program on the computer, is somebody's turn to do by the program
Realize the fault filling method of SRAM type FPGA.This approach includes the following steps：
S102：Obtain the initial configuration file of FPGA to be measured.
FPGA, i.e. field programmable gate array, user can according to the actual situation on site, in the input dress connecting with FPGA
The demand that user designs circuit that inputs is set, FPGA designs circuit automatically according to user demand, and generation changes design circuit and corresponds to
Initial configuration file.
S104：Logical resource in the use in initial configuration file is obtained, and determines that logical resource correspondence can match in use
Set the configuration file position of storage unit.
Resource contained in FPGA is very rich, including basic logic unit, DSP resource and block RAM etc..It is patrolled in use
Volume resource refer to used in the circuit designed according to user demand to FPGA in logical resource.Configurable storage unit packet
Include BRAM (Block Random Access Memory block random access memory), LUT (Look-Up-Table, look-up table)
At least one of with trigger etc..In a particular embodiment, user is by reference to user's manual, in first configuration file
Hold format to be analyzed, analyzes in the use in initial configuration file in logical resource and use that logical resource correspondence can
The configuration file position of configuration memory cell and be input to operation have in the computer of application program, thus computer get just
Logical resource in use in beginning configuration file, and determine the configuration file of the corresponding configurable storage unit of logical resource in use
Position.
S106：Determine that direct fault location position, direct fault location position are corresponding with the configuration file position of configurable storage unit.
In present embodiment, using the configuration file position of configurable storage unit as direct fault location position.Specific
In embodiment, failure can be overturn for mock up flat using a type of configurable storage unit as direct fault location object.
Or using a plurality of types of configurable storage units as direct fault location object, for simulating Multiple-bit upsets failure.
S108：The configuration bit position of overturning direct fault location position obtains direct fault location configuration file.
Specifically, searching according to configurable storage unit corresponding with direct fault location position and obtaining configurable storage unit
Configuration bit position, obtain the corresponding configuration bit position in direct fault location position.In a kind of embodiment, a certain direct fault location position
The configuration bit position of corresponding configurable storage unit is as shown in Figure 2.The event that configuration bit bit flipping as shown in Figure 2 is obtained
It is as shown in Figure 3 to hinder configuration file.
S110：Direct fault location configuration file is downloaded in FPGA to be measured.
Specifically, fault configuration file is passed through JTAG (Joint Test Action Group；Joint test working group)
It downloads in SARM type FPGA.
The fault filling method of the SRAM type FPGA of the embodiment, by dividing in the initial configuration file to FPGA
Analysis is obtained using middle logical resource, and only carries out direct fault location to the logical resource in using.Single-particle inversion only occurs
When on the logical resource in use, it is likely to have an impact FPGA normal operation.The fault filling method of SRAM type FPGA,
Direct fault location is carried out without whole positions to FPGA, by only carrying out direct fault location, Neng Gouti to the logical resource in using
The direct fault location efficiency of high SRAM type FPGA, also, tester can rapidly evaluate failure according to the feedback of direct fault location
Whether have an impact to FPGA function.
Step S108 includes in one of the embodiments,：A type of can configure is deposited in overturning direct fault location position
The configuration bit position of storage unit obtains direct fault location configuration file.
Configurable storage unit includes multiple types, for example, (Block Random Access Memory block is random by BRAM
Access memory), LUT (Look-Up-Table, look-up table) and trigger etc..By overturning a type of configurable storage
The configuration bit position of unit can simulate the unit overturning failure of SARM type FPGA.
Step S108 includes in one of the embodiments,：A plurality of types of in direct fault location position match is overturn respectively
The configuration bit position for setting storage unit obtains direct fault location configuration file.
By overturning the configuration bit position of a plurality of types of configurable storage units, the multidigit of SARM type FPGA can be simulated
Overturn failure.
In one of the embodiments, as shown in figure 4, after step silo, further including：
S112：Whether operation FPGA is failed with to verify FPGA and is verified result.
Whether caused by the FPGA that operation is filled with direct fault location configuration file with the failure for verifying the injection of configuration
FPGA failure.Specifically, verification result includes failure and does not fail and specific failure mode.Different direct fault location positions
And the failure mode that the type of the corresponding configurable storage unit in different faults injection phase obtains may be identical.
S114：Judge whether the corresponding configuration bit position in direct fault location position is all reversed.If so, thening follow the steps
S116；If it is not, then return step S108.
In the present embodiment, determining direct fault location position has multiple.One or a set of direct fault location position is overturn every time
Set the configuration bit position of corresponding configurable storage unit.After each run is filled with the FPGA to be measured of fault configuration file,
Whether judgement configuration bit corresponding with direct fault location position position is all reversed.When the judgment is no, return step S108 with
The configuration bit position of direct fault location position is overturn one by one and obtains corresponding direct fault location configuration file.
S116：According to verification result, the class of the corresponding configurable storage unit in direct fault location position and direct fault location position
Type determines failure mode.
Specifically, unit overturning injection is injected with Multiple-bit upsets determines that the method for failure mode is different.It is overturn and is infused with unit
For entering, it is assumed that the capacity for the internal logic resource that user uses is l, shares m configurable Storage Unit Types, generates n kind
Failure mode overturns the type and failure of injection phase, the corresponding configurable storage unit in direct fault location position according to unit
It injects the failure mode that has guided to summarize, obtains that the results are shown in Table 1.
1 unit of table overturns fault location and injects result
| Unit overturns injection phase | The type of configurable storage unit | Whether have an impact | Failure mode |
| Unit overturning 1 | Class1 | Yes/No | Failure mode 1 |
| Unit overturning 2 | Type 2 | Yes/No | Failure mode 2 |
| … | … | … | … |
| Unit overturns l | Type m | Yes/No | Failure mode n |
According to table 1, it is corresponding interior that various failure modes (Failure Mode i, FMi, 1≤i≤n) can be calculated
Portion's logical resource quantity, NFMi.It further calculates to obtain scale factor of the FMi in user logic resource, i.e. Failure Factor αFMi：
αFMi=NFMi/Ntotal
Wherein, NtotalFor the total capacity of internal logic resource.
By taking Multiple-bit upsets as an example, according to user demand, determine that Multiple-bit upsets direct fault location combines, it is assumed that its quantity is x, right
The configurable Storage Unit Type group answered is combined into y, generates z kind failure mode.According to Multiple-bit upsets injection phase, upturned position institute
The failure mode that the type (BRAM, LUT, trigger etc. and combinations thereof) of configurable storage unit, direct fault location have guided into
Row is summarized, as shown in table 2.
2 Multiple-bit upsets fault location of table injects result
| Multiple-bit upsets injection phase | The type of configurable storage unit | Whether have an impact | Failure mode |
| Multiple-bit upsets combination 1 | Type combination 1 | Yes/No | Failure mode 1 |
| Multiple-bit upsets combination 2 | Type combination 2 | Yes/No | Failure mode 2 |
| … | … | … | … |
| Multiple-bit upsets combine x | Type combination y | Yes/No | Failure mode z |
The fault filling method of above-mentioned SRAM type FPGA is capable of the anti-single particle overturning property of thoroughly evaluating SRAM type FPGA
Can, failure mode is disclosed comprehensively, and discovery anti-single particle overturns weak link.The positioning failure place that can also be used this method to obtain
To carry out specific aim reinforcing to device.
In another embodiment, step S104 includes：Determine the user logic resource in initial configuration file；It distinguishes
Logical resource in unused logical resource and use in user logic resource；Determine that corresponding can configure of logical resource is deposited in use
The configuration file position of storage unit.
The logical resource and not used internal logic resource, precise positioning user that this method is used by differentiation user make
Logical resource, and with logical resource is not used in user logic resource and is distinguished using middle logical resource, thus smart
The position that can configure storage unit and configurable storage unit in use in logical resource is positioned quasi-ly, is then pointedly existed
Direct fault location is carried out in configurable storage unit, can be improved the direct fault location efficiency of SRAM type FPGA.
The present invention also provides the fault injection devices of SRAM type FPGA a kind of, include as shown in Figure 5：
Initial configuration obtains module 102, for obtaining the initial configuration file of FPGA to be measured.
Analysis module 104 for obtaining logical resource in the use in initial configuration file, and determines logic money in use
The configuration file position of the corresponding configurable storage unit in source.
Abort situation determining module 106, for determining direct fault location position, direct fault location position and configurable storage unit
Configuration file position it is corresponding.
The configuration bit position that flip module 108 is used to overturn direct fault location position obtains direct fault location configuration file.
Direct fault location module 110, for downloading to direct fault location configuration file in FPGA to be measured.
The fault injection device of the SRAM type FPGA of the embodiment, by dividing in the initial configuration file to FPGA
Analysis is obtained using middle logical resource, and only carries out direct fault location to the logical resource in using.Single-particle inversion only occurs
When on the logical resource in use, it is likely to have an impact FPGA normal operation.The fault injection device of SRAM type FPGA,
Direct fault location is carried out without whole positions to FPGA, by only carrying out direct fault location, Neng Gouti to the logical resource in using
The direct fault location efficiency of high SRAM type FPGA, also, tester can rapidly evaluate failure according to the feedback of direct fault location
Whether have an impact to FPGA function.
In another embodiment, flip module 108 are deposited for overturning a type of can configure in direct fault location position
The configuration bit position of storage unit obtains direct fault location configuration file.
In another embodiment, flip module, it is a plurality of types of configurable in direct fault location position for overturning respectively
The configuration bit position of storage unit obtains direct fault location configuration file.
In another embodiment, as shown in fig. 6, further including authentication module 112, judgment module 114 and failure analysis mould
Block 116,
Whether authentication module 112 fails to verify FPGA for running FPGA and is verified result.
Judgment module 114, for judging whether configuration bit corresponding with direct fault location position position is all reversed.
Failure analysis module 116, for when the corresponding configuration bit position in direct fault location position is all reversed, according to testing
Card result, the type of the corresponding configurable storage unit in direct fault location position and direct fault location position determine failure mode.
Flip module 108 is also used to when the corresponding configuration bit position in direct fault location position is not reversed all, under overturning
The configuration bit position of one direct fault location position obtains fault configuration file.
In another embodiment, analysis module, including：User obtains source obtaining module 1041, discriminating module 1042
Module 1043 is obtained with storage unit.
User obtains source obtaining module 1041, for determining the user logic resource in initial configuration file；
Discriminating module 1042, for distinguishing logical resource in unused logical resource and use in user logic resource.
Storage unit obtains module 1043, for determining the configuration text of the corresponding configurable storage unit of logical resource in use
Part position.
The logical resource and not used internal logic resource, precise positioning user that the device is used by differentiation user make
Logical resource, and with logical resource is not used in user logic resource and is distinguished using middle logical resource, thus smart
The position that can configure storage unit and configurable storage unit in use in logical resource is positioned quasi-ly, is then pointedly existed
Direct fault location is carried out in configurable storage unit, can be improved the direct fault location efficiency of SRAM type FPGA.
Each technical characteristic of above embodiments can be combined arbitrarily, for simplicity of description, not to above-described embodiment
In each technical characteristic it is all possible combination be all described, as long as however, the combination of these technical characteristics be not present lance
Shield all should be considered as described in this specification.
The embodiments described above only express several embodiments of the present invention, and the description thereof is more specific and detailed, but simultaneously
It cannot therefore be construed as limiting the scope of the patent.It should be pointed out that coming for those of ordinary skill in the art
It says, without departing from the inventive concept of the premise, various modifications and improvements can be made, these belong to protection of the invention
Range.Therefore, the scope of protection of the patent of the invention shall be subject to the appended claims.
Claims (10)
1. a kind of fault filling method of SRAM type FPGA, includes the following steps：
Obtain the initial configuration file of FPGA to be measured；
Logical resource in the use in the initial configuration file is obtained, and determines that logical resource is corresponding configurable in the use
The configuration file position of storage unit；
Determine that direct fault location position, the direct fault location position are corresponding with the configuration file position of the configurable storage unit；
The configuration bit position for overturning the direct fault location position obtains direct fault location configuration file；
The direct fault location configuration file is downloaded in the FPGA to be measured.
2. the fault filling method of SRAM type FPGA according to claim 1, which is characterized in that
The step of configuration bit position of the overturning direct fault location position obtains direct fault location configuration file include：
The configuration bit position for overturning a type of configurable storage unit in the direct fault location position obtains direct fault location and matches
Set file.
3. the fault filling method of SRAM type FPGA according to claim 1, which is characterized in that the overturning failure
The step of configuration bit position of injection phase obtains direct fault location configuration file include：
The configuration bit position for overturning a plurality of types of configurable storage units in the direct fault location position respectively obtains failure note
Enter configuration file.
4. the fault filling method of SRAM type FPGA according to claim 1, which is characterized in that by the direct fault location
Configuration file downloads to after the step in the FPGA to be measured, further includes：
The FPGA to be measured is run to verify the FPGA to be measured and whether fail and be verified result；
When the corresponding configuration bit position in the direct fault location position is not reversed all, returns and overturn the direct fault location position
Configuration bit position the step of obtaining direct fault location configuration file；
When the corresponding configuration bit position in the direct fault location position is all reversed, according to the verification result, the failure
The type of the corresponding configurable storage unit in injection phase and the direct fault location position determines failure mode.
5. the fault filling method of SRAM type FPGA according to claim 1, which is characterized in that the acquisition is described initial
Logical resource in use in configuration file, and determine the configuration text of the corresponding configurable storage unit of logical resource in the use
The step of part position includes：
Determine the user logic resource in the initial configuration file；
Distinguish logical resource in unused logical resource and the use in the user logic resource；
Determine the configuration file position of the corresponding configurable storage unit of logical resource in the use.
6. a kind of fault injection device of SRAM type FPGA, which is characterized in that including：
Initial configuration obtains module, for obtaining the initial configuration file of FPGA to be measured；
Analysis module for obtaining logical resource in the use in the initial configuration file, and determines logic in the use
The configuration file position of the corresponding configurable storage unit of resource；
Abort situation determining module, for determining direct fault location position, the direct fault location position and the configurable storage are single
The configuration file position of member is corresponding；
Flip module, the configuration bit position for overturning the direct fault location position obtain direct fault location configuration file；
Direct fault location module, for downloading to the direct fault location configuration file in the FPGA to be measured.
7. the fault injection device of SRAM type FPGA according to claim 6, which is characterized in that
The flip module, for overturning the configuration bit of a type of configurable storage unit in the direct fault location position
Position obtains direct fault location configuration file.
8. the fault injection device of SRAM type FPGA according to claim 6, which is characterized in that the flip module is used
Direct fault location is obtained in the configuration bit position for overturning a plurality of types of configurable storage units in the direct fault location position respectively
Configuration file.
9. the fault injection device of SRAM type FPGA according to claim 6, further includes：
Whether authentication module fails to verify the FPGA to be measured for running the FPGA to be measured and is verified result；
Failure analysis module, for when the corresponding configuration bit position in the direct fault location position is all reversed, according to described
The determining failure of type of verification result, the corresponding configurable storage unit in the direct fault location position and the direct fault location position
Mode；
The flip module is also used to when the corresponding configuration bit position in the direct fault location position is not reversed all, overturning
The configuration bit position of next direct fault location position obtains direct fault location configuration file.
10. the fault injection device of SRAM type FPGA according to claim 6, which is characterized in that the analysis module, packet
It includes：
User obtains source obtaining module, for determining the user logic resource in the initial configuration file；
Discriminating module, for distinguishing logical resource in unused logical resource and use in the user logic resource；
Storage unit obtains module, for determining the configuration file position of the corresponding configurable storage unit of logical resource in the use
It sets.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610446085.5A CN106124970B (en) | 2016-06-17 | 2016-06-17 | The fault filling method and device of SRAM type FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610446085.5A CN106124970B (en) | 2016-06-17 | 2016-06-17 | The fault filling method and device of SRAM type FPGA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106124970A CN106124970A (en) | 2016-11-16 |
| CN106124970B true CN106124970B (en) | 2018-11-30 |
Family
ID=57470068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610446085.5A Active CN106124970B (en) | 2016-06-17 | 2016-06-17 | The fault filling method and device of SRAM type FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106124970B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2022150177A1 (en) * | 2021-01-05 | 2022-07-14 | Raytheon Company | Methods and systems for single-event upset fault injection testing |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106776177A (en) * | 2016-12-16 | 2017-05-31 | 郑州云海信息技术有限公司 | A kind of fault filling method of xfs, system and Fault Management System |
| CN107092539B (en) * | 2017-02-24 | 2020-05-19 | 北京时代民芯科技有限公司 | FPGA fault injection composite model based on configuration code stream |
| CN112596506A (en) * | 2020-12-30 | 2021-04-02 | 中国科学院空天信息创新研究院 | Fault injection method, fault injector, storage medium and fault injection system |
| CN113253097B (en) * | 2021-05-31 | 2021-09-21 | 中国人民解放军国防科技大学 | SRAM type FPGA fault injection acceleration test method based on whole frame turnover |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1658381A (en) * | 2004-02-21 | 2005-08-24 | 华为技术有限公司 | Method and device for implant logical fault |
| CN103198868A (en) * | 2013-04-16 | 2013-07-10 | 西北核技术研究所 | Fault simulation system and fault analysis method for single event upset |
| CN103293468A (en) * | 2013-04-09 | 2013-09-11 | 北京时代民芯科技有限公司 | Fault injection system and fault injection method facilitating device fault sensitivity test |
| CN103901342A (en) * | 2014-03-18 | 2014-07-02 | 北京时代民芯科技有限公司 | Accurate FPGA fault injection system and method based on mask file |
| CN103984625A (en) * | 2014-05-12 | 2014-08-13 | 浪潮电子信息产业股份有限公司 | System robustness testing method based on use rate analysis |
| US9208043B1 (en) * | 2013-03-15 | 2015-12-08 | Xilinx, Inc. | Method and apparatus for fault injection and verification on an integrated circuit |
| CN105223494A (en) * | 2015-09-25 | 2016-01-06 | 中国人民解放军国防科学技术大学 | A kind of system single particle effect detection method based on parallel testing and system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7284159B2 (en) * | 2003-08-26 | 2007-10-16 | Lucent Technologies Inc. | Fault injection method and system |
-
2016
- 2016-06-17 CN CN201610446085.5A patent/CN106124970B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1658381A (en) * | 2004-02-21 | 2005-08-24 | 华为技术有限公司 | Method and device for implant logical fault |
| US9208043B1 (en) * | 2013-03-15 | 2015-12-08 | Xilinx, Inc. | Method and apparatus for fault injection and verification on an integrated circuit |
| CN103293468A (en) * | 2013-04-09 | 2013-09-11 | 北京时代民芯科技有限公司 | Fault injection system and fault injection method facilitating device fault sensitivity test |
| CN103198868A (en) * | 2013-04-16 | 2013-07-10 | 西北核技术研究所 | Fault simulation system and fault analysis method for single event upset |
| CN103901342A (en) * | 2014-03-18 | 2014-07-02 | 北京时代民芯科技有限公司 | Accurate FPGA fault injection system and method based on mask file |
| CN103984625A (en) * | 2014-05-12 | 2014-08-13 | 浪潮电子信息产业股份有限公司 | System robustness testing method based on use rate analysis |
| CN105223494A (en) * | 2015-09-25 | 2016-01-06 | 中国人民解放军国防科学技术大学 | A kind of system single particle effect detection method based on parallel testing and system |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2022150177A1 (en) * | 2021-01-05 | 2022-07-14 | Raytheon Company | Methods and systems for single-event upset fault injection testing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106124970A (en) | 2016-11-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106124970B (en) | The fault filling method and device of SRAM type FPGA | |
| CN104239616B (en) | The method for designing of integrated circuit and hardware Trojan horse detection method | |
| CN110730107B (en) | Test data generation method and device, computer equipment and storage medium | |
| Kuhn et al. | An investigation of the applicability of design of experiments to software testing | |
| CN107741559B (en) | Single event upset test system and method under space radiation environment | |
| CN105159281B (en) | FPGA single particle overturns fault simulation test system and method | |
| Papadimitriou et al. | A multiple fault injection methodology based on cone partitioning towards RTL modeling of laser attacks | |
| Majéric et al. | Electromagnetic security tests for SoC | |
| CN107145447B (en) | Method and device for detecting memory leakage and electronic equipment | |
| CN109101819A (en) | A kind of leak detection method and terminal, storage medium | |
| CN104063307A (en) | Software testing method and system | |
| CN106598763A (en) | Method for testing BI report | |
| US7093174B2 (en) | Tester channel count reduction using observe logic and pattern generator | |
| CN106844126B (en) | A kind of the spacecraft hard IP kernel function of number and performance evaluation methodology | |
| CN110188012B (en) | FPGA register-level single-particle upset fault simulation method and system | |
| Butler et al. | The influences of fault type and topology on fault model performance and the implications to test and testable design | |
| CN106156630A (en) | The leak detection method of a kind of application program installation kit and device | |
| CN112798944B (en) | FPGA hardware error attribution analysis method based on online real-time data | |
| CN100389425C (en) | Method and equipment for implementing verification of digital-analog mixed type IC | |
| CN105738795A (en) | Overturn coverage rate detection method and device for post-silicon chip verification | |
| Guibbaud et al. | New combined approach for the evaluation of the soft-errors of complex ICs | |
| Champon et al. | Comparison of RTL fault models for the robustness evaluation of aerospace FPGA devices | |
| Arai et al. | Layout-aware 2-step window-based pattern reordering for fast bridge/open test generation | |
| Vimjam et al. | Efficient fault collapsing via generalized dominance relations | |
| CN108810946A (en) | A kind of fault detection method and device, terminal, computer readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |