CN106057641A - Semiconductor structure and method for preparing semiconductor structure - Google Patents
Semiconductor structure and method for preparing semiconductor structure Download PDFInfo
- Publication number
- CN106057641A CN106057641A CN201610366292.XA CN201610366292A CN106057641A CN 106057641 A CN106057641 A CN 106057641A CN 201610366292 A CN201610366292 A CN 201610366292A CN 106057641 A CN106057641 A CN 106057641A
- Authority
- CN
- China
- Prior art keywords
- oxide layer
- semiconductor
- layer
- lanthanide oxide
- rare earth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 176
- 238000000034 method Methods 0.000 title claims abstract description 53
- 238000004544 sputter deposition Methods 0.000 claims abstract description 92
- 239000013078 crystal Substances 0.000 claims abstract description 75
- 239000000758 substrate Substances 0.000 claims abstract description 67
- 229910001404 rare earth metal oxide Inorganic materials 0.000 claims abstract description 63
- 238000000151 deposition Methods 0.000 claims abstract description 50
- 230000008021 deposition Effects 0.000 claims abstract description 42
- 239000011521 glass Substances 0.000 claims abstract description 25
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 17
- 229910000311 lanthanide oxide Inorganic materials 0.000 claims description 103
- 238000004062 sedimentation Methods 0.000 claims description 59
- 238000000137 annealing Methods 0.000 claims description 47
- 239000000203 mixture Substances 0.000 claims description 21
- 239000000463 material Substances 0.000 claims description 20
- 238000010884 ion-beam technique Methods 0.000 claims description 18
- 238000001755 magnetron sputter deposition Methods 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 150000001875 compounds Chemical class 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 7
- 238000002360 preparation method Methods 0.000 abstract description 18
- 230000001939 inductive effect Effects 0.000 abstract 1
- 229910052761 rare earth metal Inorganic materials 0.000 description 16
- 150000002910 rare earth metals Chemical class 0.000 description 14
- 238000005516 engineering process Methods 0.000 description 13
- 238000002474 experimental method Methods 0.000 description 11
- 239000010409 thin film Substances 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 230000008569 process Effects 0.000 description 8
- 239000011248 coating agent Substances 0.000 description 7
- 238000000576 coating method Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 239000000126 substance Substances 0.000 description 7
- 238000011835 investigation Methods 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 5
- 238000001659 ion-beam spectroscopy Methods 0.000 description 5
- 239000000470 constituent Substances 0.000 description 4
- -1 rare earth oxygen Compound Chemical class 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 229910002704 AlGaN Inorganic materials 0.000 description 3
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- CMIHHWBVHJVIGI-UHFFFAOYSA-N gadolinium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[Gd+3].[Gd+3] CMIHHWBVHJVIGI-UHFFFAOYSA-N 0.000 description 3
- 239000002689 soil Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 238000002441 X-ray diffraction Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000002178 crystalline material Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- PLDDOISOJJCEMH-UHFFFAOYSA-N neodymium(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Nd+3].[Nd+3] PLDDOISOJJCEMH-UHFFFAOYSA-N 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 238000001953 recrystallisation Methods 0.000 description 2
- 239000013077 target material Substances 0.000 description 2
- 239000003153 chemical reaction reagent Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007792 gaseous phase Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000001000 micrograph Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 235000014593 oils and fats Nutrition 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000005477 sputtering target Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02483—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02516—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02609—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0392—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate
- H01L31/03921—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate including only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
- H01L31/1808—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table including only Ge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0054—Processes for devices with an active region comprising only group IV elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/16—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electromagnetism (AREA)
- Materials Engineering (AREA)
- Electroluminescent Light Sources (AREA)
- Physical Vapour Deposition (AREA)
- Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
Abstract
The present invention discloses a semiconductor structure and a method for preparing the semiconductor structure. The method includes the following steps that: a substrate is provided, wherein the substrate is formed by glass; (2) a rare earth oxide layer is formed on the upper surface of the substrate through sputtering deposition; and (3) a semiconductor layer is formed at one side of the rare earth oxide layer which is far away from the substrate, wherein the rare earth oxide layer and the semiconductor layer have crystal preferred orientation. With the method adopted, preparation cost can be reduced, a preparation process can be simplified, and the rare earth oxide structure having the crystal preferred orientation can be obtained; and the rare earth oxide layer is capable of inducing the formation of the semiconductor layer and making lattice arrangement in the formed semiconductor layer have preferred orientation.
Description
Technical field
The present invention relates to semiconductor technology and field of semiconductor manufacture, specifically, the present invention relates to semiconductor structure
And the method preparing semiconductor structure.
Background technology
In technical field of semiconductors, solaode or light emitting diode (LED) are produced on glass, both may utilize
The light transmission of glass, may utilize again the low cost feature of glass substrate, therefore has a good application prospect.But, for property
For energy preferably solaode or LED, semi-conducting material therein typically requires as monocrystalline or crystal orientation consistent
The polycrystalline that property is good, crystal the most therein has preferred orientation.The method of epitaxial growth or sputtering sedimentation can be used at present at glass
Glass surface obtains semiconductive thin film, semiconductive thin film prepared by these methods or for non-crystalline material, or for not having crystal preferentially to take
To polycrystalline material, it is difficult to obtain the good semiconductive thin film of crystal preferred orientation, cause solaode or light-emitting diodes
The poor performance of pipe and be difficult to apply.
Therefore, semiconductor thin film structure on glass with good crystalline preferred orientation and preparation method thereof is related at present still
Have much room for improvement.
Summary of the invention
Inventor finds through further investigation and great many of experiments, by suitable sputter deposition craft, and can be at glass
On prepare the Oxide rare earth thin film with crystal preferred orientation, further, by controlling the lattice of rare earth oxide crystal
Constant so that it is and there is between common semiconductor crystalline material preferable Lattice Matching degree, thus ensure to be grown in this rare earth
The crystal preferred orientation that semiconductor layer on oxide crystal layer has had, such that it is able to be used for preparing high performance solar-electricity
The semiconductor device such as pond, light emitting diode.
It is contemplated that one of technical problem solved the most to a certain extent in correlation technique.To this end, the present invention
One purpose is to propose a kind of method preparing semiconductor structure, and the method uses the method for sputtering sedimentation, by sputtering
The control of condition, it is possible to form the lanthanide oxide layer with crystal preferred orientation.With utilize solid-phase epitaxial growth technology and
Metal organic chemical vapor deposition technology is compared, and sputtering sedimentation has with low cost, simple operation and other advantages.
In one aspect of the invention, the present invention proposes a kind of method preparing semiconductor structure.The method includes:
(1) providing substrate, described substrate is glass；And (2) at the upper surface of described substrate by sputtering sedimentation, form rare-earth oxidation
Nitride layer；And (3) described lanthanide oxide layer away from described substrate side formed semiconductor layer, wherein, described rare earth oxygen
Compound layer and described semiconductor layer have crystal preferred orientation.Thus, it is possible to reduction preparation cost, simplify preparation technology, and
Obtain the rare earth oxide structure with crystal preferred orientation.Further, lanthanide oxide layer can the formation of induced semiconductor layer,
The lattice arrangement in the semiconductor layer of formation is made to have preferred orientation.
According to embodiments of the invention, step (2) farther includes: by sputtering sedimentation in the upper surface shape of described substrate
Become rare earth oxide mixture, described rare earth oxide mixture is carried out the first annealing, in order to obtain described rare earth oxygen
Compound layer.Thus, it is possible to simplify the preparation technology of sputter deposition process further, reduce the requirement to depositing device, thus can
To reduce production cost further.
According to embodiments of the invention, after step (3), farther include: (4) are to described substrate, lanthanide oxide layer
And semiconductor layer carries out the second annealing.Thus, it is possible to by the second annealing, improve further semiconductor layer and/
Or the crystalline quality of lanthanide oxide layer.
According to embodiments of the invention, in step (2), during described sputtering sedimentation, underlayer temperature is not less than 400 degrees Celsius.By
This, can be easily by heating substrate, it is thus achieved that have the lanthanide oxide layer of crystal preferred orientation, such that it is able to fall
The requirement to equipment of the low deposition step, simplifies preparation technology, reduces production cost.
According to embodiments of the invention, described sputtering sedimentation is magnetron sputtering deposition or ion beam sputter depositing.Utilize magnetic
Control sputtering or ion beam sputtering can preferably control the crystal structure of the rare earth oxide of sedimentation rate and deposition, thus
Advantageously form the lanthanide oxide layer with crystal preferred orientation.
According to embodiments of the invention, described sputtering sedimentation is pulsed sputtering sedimentation or ion beam aided sputtering deposition.
Thus, it is possible to utilize pulsed sputtering sedimentation or ion beam aided sputtering deposition to control the speed of deposition, improve the rare earth obtained
The crystalline quality of oxide skin(coating).
According to embodiments of the invention, described rare earth oxide includes: (Gd1-xErx)2O3、(Gd1-xNdx)2O3、(Er1- xNdx)2O3、(Pr1-xLax)2O3、(Pr1-xNdx)2O3、(Pr1-xGdx)2O3、(Er1-xLax)2O3In one or more, wherein x
Span is 0-1.Those skilled in the art can select in above-mentioned scope according to the specific requirement to this semiconductor structure
Suitable rare earth oxide deposits, it is achieved the regulation and control to this semiconductor structure physical and chemical performance, partly leads such that it is able to extend this
The range of application of body structure.
Lattice paprmeter b according to embodiments of the invention, lattice paprmeter a of described rare earth oxide and described semiconductor layer
Relation be: a=(2 ± c) b, wherein c is lattice constant mismatch rate, 0≤c≤15%.The lattice paprmeter of part rare earth oxide
It is about the twice of common semiconductor material lattice constant, and the lattice paprmeter of rare earth oxide can pass through composition regulation, passes through
Regulation rare earth oxide and the lattice paprmeter of semiconductor layer between relation, make a ≈ 2b, can improve lanthanide oxide layer with
And the Lattice Matching degree between semiconductor layer.
According to embodiments of the invention, described semiconductor layer is by the one in Si, Ge, Group III-V compound semiconductor
Or multiple material formation.Thus, it is possible to make this semiconductor structure be applied in the semiconductor device needed for different application scene,
Such as solaode or light emitting diode construction.
According to embodiments of the invention, the temperature of described first annealing and the second annealing is separately
600～1200 degrees Celsius.Thus, it is possible to improve lanthanide oxide layer and the crystalline quality of semiconductor layer further.
In another aspect of this invention, the present invention proposes a kind of semiconductor structure.According to embodiments of the invention, should be partly
Conductor structure includes: substrate, and described substrate is glass；Lanthanide oxide layer, described lanthanide oxide layer is formed at described substrate
Upper surface, and described lanthanide oxide layer has crystal preferred orientation；Semiconductor layer, described semiconductor layer is formed at described
The upper surface of lanthanide oxide layer, described semiconductor layer has crystal preferred orientation.There is the rare-earth oxidation of crystal preferred orientation
Thing can induce the crystallization situation of the semiconductor layer formed on lanthanide oxide layer so that it is also has the preferred orientation of crystal,
Thus beneficially this semiconductor structure of later use constitutes the structure such as solaode or light emitting diode.
According to embodiments of the invention, described rare earth oxide includes: (Gd1-xErx)2O3、(Gd1-xNdx)2O3、(Er1- xNdx)2O3、(Pr1-xLax)2O3、(Pr1-xNdx)2O3、(Pr1-xGdx)2O3、(Er1-xLax)2O3In one or more, wherein x
Span is 0-1.Those skilled in the art can select in above-mentioned scope according to the specific requirement to this semiconductor structure
Suitable rare earth oxide deposits, it is achieved the regulation and control to this semiconductor structure physical and chemical performance, partly leads such that it is able to extend this
The range of application of body structure.
Lattice paprmeter b according to embodiments of the invention, lattice paprmeter a of described rare earth oxide and described semiconductor layer
Relation be: a=(2 ± c) b, wherein c is lattice constant mismatch rate, 0≤c≤15%.The lattice paprmeter of part rare earth oxide
It is about the twice of common semiconductor material lattice constant, and the lattice paprmeter of rare earth oxide can pass through composition regulation, passes through
Regulation rare earth oxide and the lattice paprmeter of semiconductor layer between relation, make a ≈ 2b, can improve lanthanide oxide layer with
And the Lattice Matching degree between semiconductor layer.
According to embodiments of the invention, the halfwidth of the XRD diffraction maximum of described lanthanide oxide layer (222) crystal face is less than 5
Degree.The halfwidth controlling XRD diffraction maximum is conducive to improving the crystalline quality of this lanthanide oxide layer.
According to embodiments of the invention, described semiconductor layer be the one in Si, Ge, Group III-V compound semiconductor or
Multiple.Thus, it is possible to make this semiconductor structure be applied in the semiconductor device needed for different application scene, common application can
Think solaode or light emitting diode.
According to embodiments of the invention, described lanthanide oxide layer is formed by sputtering sedimentation.Thus, it is possible to protecting
While card lanthanide oxide layer quality, reduce preparation cost, simplify preparation technology.
According to embodiments of the invention, described lanthanide oxide layer and described semiconductor layer at least one be by sputtering
Deposition and annealing are formed.Thus, it is possible to simplify the preparation technology of sputter deposition process further, reduce depositing device
Requirement, such that it is able to reduce production cost further.
According to embodiments of the invention, described sputtering sedimentation is magnetron sputtering deposition or ion beam sputter depositing.Utilize magnetic
Control sputtering or ion beam sputtering can preferably control the crystal structure of the rare earth oxide of sedimentation rate and deposition, thus
Advantageously form lanthanide oxide layer.
According to embodiments of the invention, described sputtering sedimentation is pulsed sputtering sedimentation or ion beam aided sputtering deposition.
Thus, it is possible to utilize pulsed sputtering sedimentation or ion beam aided sputtering deposition to control the speed of deposition, improve the dilute of acquisition
The crystalline quality of soil oxide skin(coating).
According to embodiments of the invention, during described sputtering sedimentation, underlayer temperature is more than 400 degrees Celsius.Thus, it is possible to improve
The crystalline quality of lanthanide oxide layer.
Accompanying drawing explanation
Fig. 1 is the flow chart of the method preparing semiconductor structure according to an embodiment of the invention；
Fig. 2 is the structural representation of semiconductor structure according to an embodiment of the invention；
Fig. 3 is the transmission electron microscope image of the semiconductor structure of according to embodiments of the present invention 1.
Detailed description of the invention
Embodiments of the invention are described below in detail, and the example of described embodiment is shown in the drawings, the most from start to finish
Same or similar label represents same or similar element or has the element of same or like function.Below with reference to attached
The embodiment that figure describes is exemplary, it is intended to is used for explaining the present invention, and is not considered as limiting the invention.
In describing the invention, it is to be understood that term " on ", the orientation of the instruction such as D score or position relationship be base
In orientation shown in the drawings or position relationship, it is for only for ease of the description present invention and simplifies description rather than instruction or hint
The device of indication or element must have specific orientation, with specific azimuth configuration and operation, therefore it is not intended that to this
The restriction of invention.
In one aspect of the invention, the present invention proposes a kind of method preparing semiconductor structure.Generally, sputtering is used
Method be hardly formed crystal preferred orientation, the most on a glass substrate, general form polycrystalline or impalpable structure more.Invention
People finds through further investigation and great many of experiments, by modes such as underlayer temperatures when reduction sputter rate, raising sputtering, or
Processed by subsequent anneal, improve the crystalline quality of the rare earth oxide that sputtering is formed, thus realize utilizing sputtering to obtain crystal
Preferred orientation.Rare earth oxide crystal anisotropy of the speed of growth when epitaxial growth, i.e. rare earth oxygen is make use of during this
Thin film is when deposition, and the deposition growth rate in some crystal orientation is significantly faster than that other crystal face, and at high temperature sputtering sedimentation with move back
During fire, rare earth oxide has obvious crystal recrystallization, and the big crystal grain with preferred orientation is constantly grown up so that non-
The little crystal grain of preferred orientation is fewer and feweri to be even disappeared completely.In the present invention, " preferred orientation of crystal " refers to that crystal has and selects
In excellent orientation, i.e. lanthanide oxide layer, a range of crystal orientation reaches unanimity, and the most also includes that monocrystalline is (each in crystal
Place's orientation is completely the same).Specifically, according to embodiments of the invention, with reference to Fig. 1, the method includes:
S100: substrate is provided
According to embodiments of the invention, in this step, it is provided that substrate is to form semiconductor structure.Specifically, this lining
The end is glass.Such as, according to embodiments of the invention, substrate can be formed by conventional non-quartz glass, it is also possible to by quartz
Glass is formed.The substrate that above-mentioned material is constituted is easy to process, and material source is extensive and with low cost, advantageously reduces and utilizes the party
Method prepares the cost of semiconductor structure, and, glass substrate has light transmission, prepare on a glass substrate solaode or
The transmission of the semiconductor structures such as light emitting diode, beneficially light.Such as, substrate can be corning glass or quartz glass, and
Cut into suitable size.It will be appreciated to those of skill in the art that the quality of semiconductor structure in order to improve preparation,
Before carrying out subsequent step, substrate can be carried out, in order to remove the impurity such as the oils and fats of substrate surface, dust, thus can
To improve the deposition effect of subsequent step.
S200: form lanthanide oxide layer
According to embodiments of the invention, in this step, the upper surface at substrate passes through sputtering sedimentation, forms rare-earth oxidation
Nitride layer.Thus, it is possible to reduction preparation cost, simplify preparation technology, and obtain the rare earth oxide knot with crystal preferred orientation
Structure.
Sputter deposition process is described in detail by the specific embodiment below according to the present invention.
According to embodiments of the invention, rare earth oxide may include that (Gd1-xErx)2O3、(Gd1-xNdx)2O3、(Er1- xNdx)2O3、(Pr1-xLax)2O3、(Pr1-xNdx)2O3、(Pr1-xGdx)2O3、(Er1-xLax)2O3In one or more, wherein x
Span is 0-1.Those skilled in the art can select in above-mentioned scope according to the specific requirement to this semiconductor structure
Suitable rare earth oxide deposits, it is achieved the regulation and control to this semiconductor structure physical and chemical performance, partly leads such that it is able to extend this
The range of application of body structure.
According to embodiments of the invention, magnetron sputtering deposition or ion beam sputter depositing can be used to form rare earth oxide
Layer.Inventor finds through great many of experiments, and the crystal structure of the speed of the sputtering sedimentation rare earth oxide to being formed has important
Impact.Sputtering sedimentation speed advantageously forms the lanthanide oxide layer with crystal preferred orientation slowly.Utilize magnetron sputtering or
Ion beam sputtering can preferably control sedimentation rate, such that it is able to control the crystal structure of the rare earth oxide of deposition, is formed
There is crystal preferred orientation and the lanthanide oxide layer of the polycrystalline of non-confusion arrangement.According to embodiments of the invention, sputtering sedimentation
Can also be pulsed sputtering sedimentation or ion beam aided sputtering deposition.Pulsed sputtering sedimentation is owing to have employed pulse power generation
Carry out sputtering sedimentation for DC source, can effectively control deposition velocity, the migration of enhanced deposition atom, promote that crystal preferentially takes
To formation；Use ion beam aided sputtering deposition, utilize Assisted by Ion Beam to bombard deposition substrate (i.e. corning glass or quartz
Substrate), energy and the stability of deposition aggregated particle can be improved, eliminate the defect of deposition surface and non-preferred orientation simultaneously
Crystal grain, be conducive to improving the quality of lanthanide oxide layer of formation of deposits.Thus, it is possible to utilize pulsed sputtering sedimentation or
Ion beam aided sputtering deposition improves the crystalline quality of the lanthanide oxide layer obtained.
According to embodiments of the invention, in this step, can be formed by substrate being heated in sputter procedure
Lanthanide oxide layer.Specifically, when can make sputtering sedimentation by heating, underlayer temperature is not less than 400 degrees Celsius.Inventor's warp
Cross further investigation and great many of experiments finds, for rare earth oxide, when underlayer temperature is less than 300 degrees Celsius when deposited, shape
The lanthanide oxide layer become mostly is polycrystalline structure.When underlayer temperature is increased to 300～600 degrees Celsius, advantageously form cube
The crystal preferred orientation of crystallographic system.And continue to raise underlayer temperature, then may cause the crystal structure of hexagonal galaxy.Specifically, root
Underlayer temperature can be made to be 400-500 degrees centigrade according to embodiments of the invention, optimizing temperature is 500 degrees Celsius.Further, exist
Carry out sputtering sedimentation under above-mentioned heating-up temperature, also glass substrate will not be impacted.Thus, it is possible to easily by substrate
Heat, it is thus achieved that lanthanide oxide layer, such that it is able to reduce the deposition step requirement to equipment, simplify preparation technology, reduce
Production cost.
According to other embodiments of the present invention, in this step, it is also possible to by normal temperatures target being sputtered
Deposition, such as, carries out magnetron sputtering, and substrate does not heats, and the upper surface formation of deposits at substrate has polycrystalline or non crystalline structure
Rare earth oxide mixture.It should be noted that in the present invention, term " rare earth oxide mixture " refers in particular to room temperature or low temperature
Under rare earth oxide target carried out sputtering sedimentation formation, there is polycrystalline structure, but take without preferable preferred orientation, i.e. lattice
To tending not to consistent structure.Then, the rare earth oxide mixture formed is carried out the first annealing so that it is be converted into tool
There is the crystal structure of preferred orientation, such that it is able to improve the crystalline quality of rare earth oxide mixture, it is thus achieved that lanthanide oxide layer.
Inventor finds through great many of experiments, and the time of annealing is the longest, then the crystal mass of lanthanide oxide layer is the best.Thus, it is possible to
Obtain lanthanide oxide layer by annealing easily, be conducive to reducing further the deposition step requirement to equipment, simplify preparation
Technique, reduces production cost.According to the still other embodiments of the present invention, in this step, it is also possible to by high temperature to target
Material carries out sputtering sedimentation, such as, to silicon during magnetron sputtering, can make underlayer temperature is that 400-500 is Celsius
About degree, the upper surface formation of deposits at substrate has the lanthanide oxide layer of crystal preferred orientation, subsequently to the rare earth formed
Oxide skin(coating) carries out the first annealing, such that it is able to improve the crystalline quality of lanthanide oxide layer further, it is thus achieved that high-quality
There is the most high-quality mono-crystalline structures of crystal preferred orientation.According to some embodiments of the present invention, the first annealing
Temperature can be 600～1200 degrees Celsius.According to other embodiments of the present invention, the temperature of the first annealing can also be
800～1000 degrees Celsius.Thus, it is possible to improve the crystalline quality of lanthanide oxide layer further.Those skilled in the art can
It is understood by, when lanthanide oxide layer is made annealing treatment by needs, needs to use resistant to elevated temperatures glass as substrate.
Utilizing the semiconductor structure that the method obtains, lanthanide oxide layer has preferable crystalline quality, rare earth oxide
The halfwidth of the XRD diffraction maximum of layer (222) crystal face can be less than 5 degree, it is ensured that rare earth oxide has preferable crystalline quality.
Further, the method has the advantage that technique is simple, with low cost.
S300: form semiconductor layer
According to embodiments of the invention, in this step, the upper surface at lanthanide oxide layer forms semiconductor layer.Namely
To say, lanthanide oxide layer away from substrate side formed semiconductor layer.Owing to lanthanide oxide layer has preferable crystal
Preferred orientation, when therefore forming semiconductor layer on lanthanide oxide layer, it is possible to the formation of induced semiconductor layer, makes the half of formation
Lattice arrangement in conductor layer also has preferred orientation.Thus, it is possible to optimize the semiconductor structure that the method is formed.
It should be noted that in this step, the concrete grammar forming semiconductor layer is not particularly limited.For example, it is possible to
Use sputtering sedimentation and annealing to form the semiconductor layer with preferred orientation, or directly formed by high temperature sputtering sedimentation, also
The method that chemical gaseous phase can be used to deposit forms semiconductor layer.Additionally, the concrete composition of semiconductor layer is also not particularly limited,
Those skilled in the art can select according to practical situation.Such as, according to a particular embodiment of the invention, semiconductor layer is
By formed by one or more materials in Si, Ge, Group III-V compound semiconductor.In other words, semiconductor layer is formed
Material can include the combination of one or more in the semi-conducting material that Si, Ge, III-V compound are formed.Such as, when this half
In conductor layer containing Si time, it is thus achieved that semiconductor structure may be used for preparing solaode；When this semiconductor layer contains
During III-V element, such as, time in semiconductor layer containing nitride (including GaN, InGaN, AlGaN, AlN etc.), semiconductor structure
LED structure can be applied to as luminescent material；When in semiconductor layer containing compositions such as GaAs, InGaAs, AlGaAs, should be partly
Conductor structure can apply to solaode.
Inventor finds through further investigation and great many of experiments, by the lattice paprmeter and half of regulation rare earth oxide
Relation between the lattice paprmeter of conductor layer, can improve the Lattice Matching journey between lanthanide oxide layer and semiconductor layer
Degree, thus improve the performance of this semiconductor structure.Specifically, lattice paprmeter a of rare earth oxide and the lattice of semiconductor layer are normal
The relation of number b is: a=(2 ± c) b, wherein c is lattice constant mismatch rate, 0≤c≤15%.Those skilled in the art can root
Composition according to the concrete constituent adjustment lanthanide oxide layer of the semiconductor layer needed, it is also possible to according to the lanthanide oxide layer formed
This step of concrete constituent adjustment in the composition of semiconductor layer that formed.
In order to improve the crystal preferred orientation of rare earth oxide and semiconductor layer further, the method can be wrapped further
Include:
Substrate, lanthanide oxide layer and semiconductor layer are carried out the second annealing.Specifically, according to the reality of the present invention
Executing example, the temperature of the second annealing can be 600～1200 degrees Celsius.According to other embodiments of the present invention, second moves back
The temperature that fire processes can also be 800～1000 degrees Celsius.Thus, it is possible to improve lanthanide oxide layer and semiconductor layer further
Crystalline quality, improve its crystal preferred orientation.It will be appreciated to those of skill in the art that ought need to carry out above-mentioned second moves back
When fire processes, need to use resistant to elevated temperatures glass as substrate.Inventor finds through great many of experiments, makes annealing treatment for a long time
Lanthanide oxide layer and semiconductor layer recrystallization can be made, form the preferred orientation of crystal.Therefore, above-mentioned semiconductor structure is entered
Row second makes annealing treatment and is conducive to improving lanthanide oxide layer and the crystalline quality of semiconductor layer.Those skilled in the art are permissible
It is understood by, it is also possible to utilize the method for sputtering to form the lanthanide oxide layer without preferred orientation the most on a glass substrate
And semiconductor layer, recycle long second annealing and make lanthanide oxide layer and semiconductor layer formation preferentially take
To, this kind of situation is also among protection scope of the present invention.It should be noted that in the present invention, " long second annealing
Process " in, the concrete time of the second annealing is not particularly limited, as long as the rare earth with crystal preferred orientation can be formed
Oxide skin(coating) and semiconductor layer, or the crystal structure quality of lanthanide oxide layer and semiconductor layer can be improved.According to
The specific embodiment of the present invention, the concrete time of the second annealing can be 1～20 hour.Annealing temperature is the highest, then anneal
Time can suitably shorten.
In another aspect of this invention, the present invention proposes a kind of semiconductor structure.According to embodiments of the invention, reference
Fig. 2, this semiconductor structure includes: substrate 100, lanthanide oxide layer 200 and semiconductor layer 300.Lanthanide oxide layer 200 shape
Becoming the upper surface at substrate 100, semiconductor layer 300 is formed at the upper surface of lanthanide oxide layer 200, and lanthanide oxide layer
200 and semiconductor layer 300 there is crystal preferred orientation.Wherein, substrate 100 can be glass.There is crystal preferred orientation
Rare earth oxide can improve the Lattice Matching degree between lanthanide oxide layer and substrate, and beneficially later use should be partly
Conductor structure constitutes the electronic device such as solaode, light emitting diode.
Specifically, substrate 100 can be formed by conventional non-quartz glass, it is also possible to is formed by quartz glass.Above-mentioned material
The substrate 100 that material is constituted is easy to process and with low cost, advantageously reduces the production cost of this semiconductor structure.Such as, substrate
Can be corning glass or quartz glass, and cut into suitable size.Form the rare earth oxide of lanthanide oxide layer 200
(Gd can be included1-xErx)2O3、(Gd1-xNdx)2O3、(Er1-xNdx)2O3、(Pr1-xLax)2O3、(Pr1-xNdx)2O3、(Pr1-xGdx)2O3、(Er1-xLax)2O3In one or more, wherein the span of x is 0-1.Those skilled in the art can be according to this
The specific requirement of semiconductor structure, selects suitable rare earth oxide to deposit, it is achieved to this quasiconductor in above-mentioned scope
The regulation and control of structure physical and chemical performance, such that it is able to extend the range of application of this semiconductor structure.
According to embodiments of the invention, lanthanide oxide layer 200 is formed by sputtering sedimentation.Generally, sputtering is used
Method be hardly formed crystal preferred orientation structure, much more general form polycrystalline or impalpable structure.Inventor is through further investigation
And great many of experiments finds, by modes such as underlayer temperatures when reduction sputter rate, raising sputtering, or by subsequent anneal
Reason, improves the crystalline quality of the rare earth oxide that sputtering is formed, it is possible to achieve utilize sputtering to obtain crystal preferred orientation structure.By
This, can reduce preparation cost while ensureing lanthanide oxide layer quality, simplify preparation technology.Specifically, can pass through
Pulsed sputtering sedimentation forms lanthanide oxide layer 200.Specifically, magnetron sputtering deposition or ion beam sputter depositing can be used
Form lanthanide oxide layer.Inventor finds through great many of experiments, the crystalline substance of the speed of the sputtering sedimentation rare earth oxide to being formed
Body structure has material impact.Sputtering sedimentation speed advantageously forms lanthanide oxide layer slowly.Utilize magnetron sputtering or ion
Beam sputtering can preferably control sedimentation rate, such that it is able to control the crystal structure of the rare earth oxide of deposition, forms rare earth
Oxide skin(coating).According to embodiments of the invention, sputtering sedimentation can also be pulsed sputtering sedimentation or Assisted by Ion Beam sputtering heavy
Long-pending.Pulsed sputtering sedimentation replaces DC source to carry out sputtering sedimentation owing to have employed the pulse power, can effectively control deposition
Speed, the migration of enhanced deposition atom, promote the formation of crystal preferred orientation；Use ion beam aided sputtering deposition, utilize from
Son bundle auxiliary bombardment deposition substrate (i.e. substrate 100), can improve energy and the stability of deposition aggregated particle, eliminate simultaneously
The defect of deposition surface and the crystal grain of non-preferred orientation, be conducive to improving the quality of the lanthanide oxide layer 200 of formation of deposits.By
This, it is possible to use pulsed sputtering sedimentation or ion beam aided sputtering deposition improve the knot of the lanthanide oxide layer 200 obtained
Crystalloid amount.
According to embodiments of the invention, when sputtering sedimentation, substrate can be heated, make the temperature of substrate 100 be more than
400 degrees Celsius.Thus, it is possible to improve the crystalline quality of lanthanide oxide layer 200.The temperature of substrate 100 is with previously mentioned herein
The method preparing semiconductor structure in temperature that substrate is heated identical, during about sputtering sedimentation, substrate is heated
Temperature, be previously detailed description, do not repeat them here.Or, according to other embodiments of the present invention, dilute
Soil oxide skin(coating) 200 can be formed by sputtering sedimentation and annealing.Specifically, can at room temperature complete to sputter
Journey, forms rare earth oxide mixture, then by the first annealing, improves the crystalline quality of rare earth oxide mixture,
It is hereby achieved that lanthanide oxide layer 200.According to some embodiments of the present invention, the temperature of the first annealing can be
600～1200 degrees Celsius.According to other embodiments of the present invention, the temperature of the first annealing can also be 800～1000
Degree Celsius.Thus, it is possible to improve the crystalline quality of lanthanide oxide layer further.
According to embodiments of the invention, the halfwidth of the XRD diffraction maximum of (222) crystal face of lanthanide oxide layer 200 is less than 5
Degree.Thus, it is possible to ensure that lanthanide oxide layer 200 has preferable crystalline quality, formed such that it is able to reduce rare earth oxide
Lanthanide oxide layer 200 in defect, be conducive to improving and utilize making of classes of semiconductors device prepared by this semiconductor structure
Use function.
According to embodiments of the invention, semiconductor layer 300 is formed at the upper surface of lanthanide oxide layer 200.In other words,
Lanthanide oxide layer 200 away from substrate 100 side formed semiconductor layer 300.According to a particular embodiment of the invention, partly lead
Body layer 300 is to be formed by containing the compound selected from Si, Ge, III-V element.In other words, the material of semiconductor layer 300 is formed
Material can be one or more in Si, Ge, Group III-V compound semiconductor.Specifically, semiconductor layer 300 can contain
Si, Ge, nitride (including GaN, InGaN, AlGaN, AlN etc.), GaAs, InGaAs, AlGaAs etc..Due to lanthanide oxide layer
200 have preferable crystal preferred orientation, when therefore forming semiconductor layer 300 on lanthanide oxide layer 200, it is possible to utilize dilute
The formation of the preferred orientation induced semiconductor layer 300 of soil oxide skin(coating) 200, makes the lattice arrangement in the semiconductor layer 300 of formation
Also there is preferred orientation.Thus, it is thus achieved that there is the semiconductor layer 300 of preferred orientation.The concrete forming method of semiconductor layer 300
With the method forming semiconductor layer in the previously described method preparing semiconductor structure, there is identical feature and advantage,
This repeats no more.According to some embodiments of the present invention, semiconductor layer 300 can also be by sputtering sedimentation and annealing shape
Become.Inventor finds through great many of experiments, and annealing can make lanthanide oxide layer and semiconductor layer tie again for a long time
Crystalline substance, forms the preferred orientation of crystal.Therefore, it can, after forming semiconductor layer 300, above-mentioned semiconductor structure be carried out second
Annealing, in order to improve semiconductor layer 300 and the crystalline quality of lanthanide oxide layer 200.Those skilled in the art are permissible
It is understood by, in the present invention, it is also possible to utilize the method for sputtering to be formed the most on a glass substrate and not there is preferred orientation
Lanthanide oxide layer and semiconductor layer, recycle long second annealing, improve lanthanide oxide layer and partly lead
The crystalline quality of body layer, forms lanthanide oxide layer 200 according to embodiments of the present invention and semiconductor layer 300.Need explanation
It is that in the present invention, in " long second annealing ", the concrete time of the second annealing is not particularly limited, only
Want to form lanthanide oxide layer and the semiconductor layer with crystal preferred orientation, or can improve lanthanide oxide layer and
The crystal structure quality of semiconductor layer.According to a particular embodiment of the invention, the concrete time of the second annealing is permissible
It it is 1～20 hour.Annealing temperature is the highest, then annealing time can suitably shorten.
The lattice paprmeter of part rare earth oxide is about the twice of common semiconductor material lattice constant, and rare-earth oxidation
The lattice paprmeter of thing can pass through composition regulation.Inventor finds through further investigation and great many of experiments, by regulation rare earth oxygen
Relation between the lattice paprmeter of compound and the lattice paprmeter of semiconductor layer, can improve lanthanide oxide layer and quasiconductor
Lattice Matching degree between Ceng, thus improve the performance of this semiconductor structure.Specifically, lattice paprmeter a of rare earth oxide
With the relation of lattice paprmeter b of semiconductor layer being: a=(2 ± c) b, wherein c is lattice constant mismatch rate, 0≤c≤15%.This
Skilled person can the composition of concrete constituent adjustment lanthanide oxide layer of semiconductor layer as required, it is also possible to according to
The composition of the semiconductor layer formed in this step of concrete constituent adjustment of the lanthanide oxide layer formed.By regulation rare-earth oxidation
Relation between thing and the lattice paprmeter of semiconductor layer, makes a ≈ 2b, can improve lanthanide oxide layer and semiconductor layer it
Between Lattice Matching degree, thus improve the crystalline quality of semiconductor layer.
It should be noted that the previously described semiconductor structure of the present invention can apply to prepare electronic device.Due to this
Containing previously described semiconductor structure in electronic device, therefore this electronic device has the complete of previously described semiconductor structure
Portion's feature and advantage, do not repeat them here.In simple terms, this electronic device have preparation method easy, with low cost, without
The advantages such as high equipment.Further, the semiconductor structure of this electronic device has the rare-earth oxidation containing crystal preferred orientation
Nitride layer, such that it is able to improve the integral device performance of this electronic device.It should be noted that in the present invention, electronic device
Concrete kind is not particularly limited, and those skilled in the art can select according to the particular make-up in semiconductor structure.Example
As, when in the semiconductor layer of this semiconductor structure containing Si, may be used for preparing solaode；When this semiconductor structure
Time in semiconductor layer containing III-V element, such as, semiconductor layer (includes GaN, InGaN, AlGaN, AlN containing nitride
Deng) time, LED structure can be applied to as luminescent material；When in the semiconductor layer of semiconductor structure containing GaAs, InGaAs,
During the compositions such as AlGaAs, this semiconductor structure can apply to solaode.
Below by specific embodiment, the present invention will be described, it should be noted that following specific embodiment is only
It is for illustrative purposes, and limits the scope of the present invention never in any form, it addition, if no special instructions, the most specifically remember
The method of carrier strip part or step is conventional method, and the reagent and the material that are used the most commercially obtain.Wherein, raw
It is LAB18 magnetic control sputtering device that long equipment uses, and transmission electron microscope uses the JEM-2010 type of JEOL company.
Embodiment: quartz glass Grown (Gd1-xNdx)2O3Lanthanide oxide layer and Ge semiconductor layer
Use quartz glass as substrate, Dineodymium trioxide (Nd2O3) and Gadolinia. (Gd2O3) powder mixture (mass ratio 5:
1) it is sputtering target material.In advance substrate is carried out before deposition.
Select sputtering power 200W, vacuum 1E-7Torr, Sputtering Ar Pressure 10mtorr, underlayer temperature 450 degrees Celsius, control
About speed of growth 30nm/h processed, 40 minutes growth about 20nm.Obtaining rare earth oxide layer thickness is 10nm.Subsequently, to spattering
The thin film penetrating acquisition carries out making annealing treatment under blanket of nitrogen, annealing temperature 1000 degrees Celsius, annealing time 2 hours.
With reference to Fig. 3, define the thick lanthanide oxide layer of one layer of about 10nm in quartz substrate surface.This rare earth oxide
Layer has preferable crystal preferred orientation, it is possible to be clearly observed the lattice of large range of (100) crystal face.XRD analysis
Showing, the halfwidth at its (222) peak is 1.5 degree, illustrates that Oxide rare earth thin film has preferable crystal preferred orientation.
After utilizing sputtering to obtain lanthanide oxide layer, continue with sputtering technology, rare earth oxide sputters shape
Becoming 1 micron of thick Ge thin layer, subsequently, the thin film obtaining sputtering carries out making annealing treatment under nitrogen atmosphere, and annealing temperature 800 is Celsius
Degree, annealing time 2 hours.
By showing the XRD analysis of the Ge thin film obtained, the halfwidth at its (004) peak is 3.2 degree, illustrates that Ge thin film has
There is preferable crystal preferred orientation.
In the description of this specification, reference term " embodiment ", " some embodiments ", " example ", " specifically show
Example " or the description of " some examples " etc. means to combine this embodiment or example describes specific features, structure, material or spy
Point is contained at least one embodiment or the example of the present invention.In this manual, to the schematic representation of above-mentioned term not
Identical embodiment or example must be directed to.And, the specific features of description, structure, material or feature can be in office
One or more embodiments or example combine in an appropriate manner.Additionally, in the case of the most conflicting, the skill of this area
The feature of the different embodiments described in this specification or example and different embodiment or example can be tied by art personnel
Close and combination.
Additionally, in the present invention, term " first ", " second " are only used for describing purpose, and it is not intended that indicate or dark
Show relative importance or the implicit quantity indicating indicated technical characteristic.Thus, " first ", the feature of " second " are defined
Can express or implicitly include at least one this feature.
Although above it has been shown and described that embodiments of the invention, it is to be understood that above-described embodiment is example
Property, it is impossible to being interpreted as limitation of the present invention, those of ordinary skill in the art within the scope of the invention can be to above-mentioned
Embodiment is changed, revises, replaces and modification.
Claims (19)
1. the method preparing semiconductor structure, it is characterised in that including:
(1) providing substrate, described substrate is glass；And
(2) upper surface at described substrate passes through sputtering sedimentation, forms lanthanide oxide layer；And
(3) described lanthanide oxide layer away from described substrate side formed semiconductor layer,
Wherein, described lanthanide oxide layer and described semiconductor layer have crystal preferred orientation.
Method the most according to claim 1, it is characterised in that step (2) farther includes:
Rare earth oxide mixture is formed, to described rare earth oxide mixture at the upper surface of described substrate by sputtering sedimentation
Carry out the first annealing, in order to obtain described lanthanide oxide layer.
Method the most according to claim 1, it is characterised in that after step (3), farther include:
(4) described substrate, lanthanide oxide layer and semiconductor layer are carried out the second annealing.
Method the most according to claim 1, it is characterised in that in step (2), described underlayer temperature during described sputtering sedimentation
Not less than 400 degrees Celsius.
5. according to the method described in any one of claim 1-3, it is characterised in that described sputtering sedimentation be magnetron sputtering deposition or
Ion beam sputter depositing.
6. according to the method described in any one of claim 1-3, it is characterised in that described sputtering sedimentation is pulsed sputtering sedimentation
Or ion beam aided sputtering deposition.
7. according to the method described in any one of claim 1-3, it is characterised in that described rare earth oxide includes: (Gd1-xErx)2O3、(Gd1-xNdx)2O3、(Er1-xNdx)2O3、(Pr1-xLax)2O3、(Pr1-xNdx)2O3、(Pr1-xGdx)2O3、(Er1-xLax)2O3In
One or more, wherein the span of x is 0-1.
Method the most according to claim 1, it is characterised in that lattice paprmeter a of described lanthanide oxide layer and described half
The relation of lattice paprmeter b of conductor layer is: a=(2 ± c) b, and wherein c is lattice constant mismatch rate, 0≤c≤15%.
Method the most according to claim 1, it is characterised in that described semiconductor layer is by Si, Ge, III-V
One or more materials in quasiconductor are formed.
The most according to the method in claim 2 or 3, it is characterised in that described first annealing and the second annealing
Temperature be separately 600～1200 degrees Celsius.
11. 1 kinds of semiconductor structures, it is characterised in that including:
Substrate, described substrate is glass；
Lanthanide oxide layer, described lanthanide oxide layer is formed at the upper surface of described substrate, and described lanthanide oxide layer
There is crystal preferred orientation；
Semiconductor layer, described semiconductor layer is formed at the upper surface of described lanthanide oxide layer, and described semiconductor layer has crystal
Preferred orientation.
12. semiconductor structures according to claim 11, it is characterised in that described rare earth oxide includes (Gd1-xErx)2O3、(Gd1-xNdx)2O3、(Er1-xNdx)2O3、(Pr1-xLax)2O3、(Pr1-xNdx)2O3、(Pr1-xGdx)2O3、(Er1-xLax)2O3In
One or more, wherein the span of x is 0-1.
13. semiconductor structures according to claim 11, it is characterised in that lattice paprmeter a of described rare earth oxide with
The relation of lattice paprmeter b of described semiconductor layer is: a=(2 ± c) b, and wherein c is lattice constant mismatch rate, 0≤c≤15%.
14. semiconductor structures according to claim 11, it is characterised in that described lanthanide oxide layer (222) crystal face
The halfwidth of XRD diffraction maximum is less than 5 degree.
15. semiconductor structures according to claim 11, it is characterised in that described semiconductor layer is Si, Ge, iii-v
One or more in compound semiconductor.
16. semiconductor structures according to claim 11, it is characterised in that described lanthanide oxide layer is heavy by sputtering
Long-pending formation.
17. semiconductor structures according to claim 11, it is characterised in that described lanthanide oxide layer and described quasiconductor
Layer at least one by sputtering sedimentation and annealing formed.
18. according to the semiconductor structure described in claim 16 or 17, it is characterised in that described sputtering sedimentation is that magnetron sputtering sinks
Amass or ion beam sputter depositing；
Optionally, described sputtering sedimentation is pulsed sputtering sedimentation or ion beam aided sputtering deposition.
19. according to the semiconductor structure described in claim 16 or 17, it is characterised in that during described sputtering sedimentation, underlayer temperature is big
In 400 degrees Celsius.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610366292.XA CN106057641A (en) | 2016-05-27 | 2016-05-27 | Semiconductor structure and method for preparing semiconductor structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610366292.XA CN106057641A (en) | 2016-05-27 | 2016-05-27 | Semiconductor structure and method for preparing semiconductor structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106057641A true CN106057641A (en) | 2016-10-26 |
Family
ID=57175918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610366292.XA Pending CN106057641A (en) | 2016-05-27 | 2016-05-27 | Semiconductor structure and method for preparing semiconductor structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106057641A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112147722A (en) * | 2020-09-17 | 2020-12-29 | 杜遇婷 | Antireflection film for photovoltaic glass and preparation method and application thereof |
| WO2023052779A1 (en) | 2021-09-30 | 2023-04-06 | Ceres Intellectual Property Company Limited | Electrochemical cell and electrode |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0662526A1 (en) * | 1994-01-04 | 1995-07-12 | Motorola, Inc. | A method for enhancing aluminum nitride |
| US6716796B1 (en) * | 1999-10-18 | 2004-04-06 | Fujikura Ltd | Polycrystalline thin film and method of producing the same and oxide superconductor and method of producing the same |
| CN101235539A (en) * | 2007-11-15 | 2008-08-06 | 天津大学 | Epitaxy growing method for La1-xCaxMnO3 single crystal thin film |
| US20120183767A1 (en) * | 2010-02-19 | 2012-07-19 | Rytis Dargis | Hexagonal reo template buffer for iii-n layers on silicon |
| CN102683345A (en) * | 2012-05-22 | 2012-09-19 | 清华大学 | Semiconductor structure and forming method thereof |
| CN103337519A (en) * | 2013-06-26 | 2013-10-02 | 清华大学 | Field effect transistor and forming method thereof |
| JP2014038927A (en) * | 2012-08-15 | 2014-02-27 | Nippon Telegr & Teleph Corp <Ntt> | Optical element and manufacturing method therefor |
| US20140167057A1 (en) * | 2012-12-17 | 2014-06-19 | Erdem Arkun | REO/ALO/AlN TEMPLATE FOR III-N MATERIAL GROWTH ON SILICON |
| CN104425712A (en) * | 2013-09-06 | 2015-03-18 | 北京有色金属研究总院 | Completely-transparent resistive random access memory adopting rare earth oxide as storage layer and production method thereof |
| WO2015069481A1 (en) * | 2013-11-08 | 2015-05-14 | Translucent, Inc. | GaN ON Si(100)SUBSTRATE USING EPI-TWIST |
| CN104781938A (en) * | 2012-06-14 | 2015-07-15 | 帝维拉公司 | Multilayer substrate structure, and method and system for manufacturing same |
-
2016
- 2016-05-27 CN CN201610366292.XA patent/CN106057641A/en active Pending
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0662526A1 (en) * | 1994-01-04 | 1995-07-12 | Motorola, Inc. | A method for enhancing aluminum nitride |
| US6716796B1 (en) * | 1999-10-18 | 2004-04-06 | Fujikura Ltd | Polycrystalline thin film and method of producing the same and oxide superconductor and method of producing the same |
| CN101235539A (en) * | 2007-11-15 | 2008-08-06 | 天津大学 | Epitaxy growing method for La1-xCaxMnO3 single crystal thin film |
| US20120183767A1 (en) * | 2010-02-19 | 2012-07-19 | Rytis Dargis | Hexagonal reo template buffer for iii-n layers on silicon |
| CN102683345A (en) * | 2012-05-22 | 2012-09-19 | 清华大学 | Semiconductor structure and forming method thereof |
| CN104781938A (en) * | 2012-06-14 | 2015-07-15 | 帝维拉公司 | Multilayer substrate structure, and method and system for manufacturing same |
| JP2014038927A (en) * | 2012-08-15 | 2014-02-27 | Nippon Telegr & Teleph Corp <Ntt> | Optical element and manufacturing method therefor |
| US20140167057A1 (en) * | 2012-12-17 | 2014-06-19 | Erdem Arkun | REO/ALO/AlN TEMPLATE FOR III-N MATERIAL GROWTH ON SILICON |
| CN103337519A (en) * | 2013-06-26 | 2013-10-02 | 清华大学 | Field effect transistor and forming method thereof |
| CN104425712A (en) * | 2013-09-06 | 2015-03-18 | 北京有色金属研究总院 | Completely-transparent resistive random access memory adopting rare earth oxide as storage layer and production method thereof |
| WO2015069481A1 (en) * | 2013-11-08 | 2015-05-14 | Translucent, Inc. | GaN ON Si(100)SUBSTRATE USING EPI-TWIST |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112147722A (en) * | 2020-09-17 | 2020-12-29 | 杜遇婷 | Antireflection film for photovoltaic glass and preparation method and application thereof |
| WO2023052779A1 (en) | 2021-09-30 | 2023-04-06 | Ceres Intellectual Property Company Limited | Electrochemical cell and electrode |
| WO2023052780A1 (en) | 2021-09-30 | 2023-04-06 | Ceres Intellectual Property Company Limited | Electrode and electrochemical cell |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100422394C (en) | Method for preparing high-quality ZnO single-crystal film on si (111) substrate | |
| CN105684132B (en) | Mitigate the amorphous Si O of stress2Middle layer | |
| US20100207116A1 (en) | Substrate for the epitaxial growth of gallium nitride | |
| JP2007506635A (en) | Realization of III-nitride free-standing substrate by heteroepitaxy on sacrificial layer | |
| JP2003041362A (en) | Method for manufacturing zinc oxide-based homologous compound film | |
| WO2004099472A1 (en) | Iii-v compound semiconductor crystal and method for production thereof | |
| CN104781938B (en) | Multi-layer substrate structure and the method and system for manufacturing it | |
| JP2002241191A (en) | Method for growing semiconductor crystal | |
| Kowalik et al. | Structural and optical properties of low-temperature ZnO films grown by atomic layer deposition with diethylzinc and water precursors | |
| EP2133907B1 (en) | Polycrystalline silicon thin layers produced by titanium-supported metal-induced layer exchange | |
| WO1998059099A1 (en) | SINGLE CRYSTAL SiC AND PROCESS FOR PREPARING THE SAME | |
| CN106057641A (en) | Semiconductor structure and method for preparing semiconductor structure | |
| CN100545314C (en) | Be used to prepare the in-situ treatment method of sapphire substrate of high-quality zinc oxide film | |
| JP2000315653A (en) | Formation method of quantum dot of nitride semiconductor in droplet epitaxy | |
| US5634973A (en) | Low temperature selective growth of silicon or silicon alloys | |
| CN102326228B (en) | III-nitride semiconductor growth substrate, III-nitride semiconductor epitaxial substrate, III-nitride semiconductor element, III-nitride semiconductor freestanding substrate, and method for fabricating these | |
| CN100388519C (en) | Method for preparing high quality light-emitting semiconductor thin film on silicon substrate | |
| CN106024972B (en) | Semiconductor structure, the method and its application for preparing semiconductor structure | |
| CN106057643A (en) | Semiconductor structure and method for preparing semiconductor structure | |
| TW200907124A (en) | Method for forming group-III nitride semiconductor epilayer on silicon substrate | |
| CN105914258B (en) | Semiconductor structure and the method for preparing semiconductor structure | |
| CN106057642B (en) | Semiconductor structure and the method for preparing semiconductor structure | |
| CN107794567A (en) | Method for manufacturing III nitride semiconductor | |
| WO2005047574A2 (en) | Heteroepitaxial layer and method for the production thereof | |
| CN105977136A (en) | Semiconductor structure and method for preparing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20161026 |
|
| RJ01 | Rejection of invention patent application after publication |