CN106019730A - Array base plate, manufacturing method thereof, display panel and display device - Google Patents

Array base plate, manufacturing method thereof, display panel and display device Download PDF

Info

Publication number
CN106019730A
CN106019730A CN201610556292.6A CN201610556292A CN106019730A CN 106019730 A CN106019730 A CN 106019730A CN 201610556292 A CN201610556292 A CN 201610556292A CN 106019730 A CN106019730 A CN 106019730A
Authority
CN
China
Prior art keywords
electrode
array base
base palte
pixel electrode
shielding strip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610556292.6A
Other languages
Chinese (zh)
Other versions
CN106019730B (en
Inventor
彭宽军
刘冬妮
刘立伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201610556292.6A priority Critical patent/CN106019730B/en
Publication of CN106019730A publication Critical patent/CN106019730A/en
Application granted granted Critical
Publication of CN106019730B publication Critical patent/CN106019730B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134363Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134327Segmented, e.g. alpha numeric display
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134318Electrodes characterised by their geometrical arrangement having a patterned common electrode

Abstract

The invention provides an array base plate, a manufacturing method thereof, a display panel and a display device. The array base plate provided by the invention comprises a plurality of shielding bars formed above a grid pattern; an edge of a grid line in the grid pattern is shielded by each of the shielding bars; each of the shielding bars is electrically connected with a public electrode grid pattern. The shielding bars can effectively weaken or even avoid the electric field between the grid line and the pixel electrode. The edge of each shielding bar orienting to the adjacent slit electrode is parallel to the edge of the adjacent slit electrode orienting to the shielding bar and an acute angle among the included angles between the shielding bars and the grid line is as same as the acute angle among the included angles between the slit of the slit electrode and the grid line, so that an area between the shielding bars and the pixel electrode can form an electric field normally performing display control on the liquid crystal like the area of the pixel electrode, the area between the shielding bars and the pixel electrode can be utilized to display and the aperture rate of the pixel can be increased.

Description

Array base palte and preparation method thereof, display floater and display device
Technical field
The present invention relates to Display Technique field, particularly relate to a kind of array base palte and making side thereof Method, display floater and display device.
Background technology
Senior super dimension field switch technology (ADvanced Super Dimension Switch, ADS) The array base palte of array base palte and twisted nematic (Twisted Nematic, TN) is compared, Response speed faster, is therefore widely used.A kind of common ADS in prior art Array base palte is referred to Fig. 1, (includes that grid line 11 and public electrode are walked including grid layer 10 Line 12);Common electrode layer 20 and pixel electrode layer 30;Wherein common electrode layer 20 makes Above grid layer 10, common electrode layer 20 is connected with public electrode cabling 12;Pixel Electrode layer 30 is positioned at the top of common electrode layer 20 and (and is separated with transparent exhausted between grid layer 10 Edge layer), each pixel electrode 31 therein is gap electrode;The most also include for Carry out the thin film transistor (TFT) 40 of on-off control and for providing the data wire 50 of data voltage. See Fig. 1, during actual display, grid line 11 and the pixel in pixel electrode layer 30 Electricity 31 poles also can form electric field line, so can affect the display of the liquid crystal of respective regions.
Summary of the invention
It is an object of the present invention to weaken in array base palte between grid line and pixel electrode Electric field, and then weaken the impact on display of the corresponding electric field.
First aspect, the invention provides a kind of array base palte, including: substrate and be formed at Suprabasil pixel electrode figure, common pattern of electrodes, gate patterns, source-drain electrode figure and Active layer pattern;Wherein, described pixel electrode figure and described common pattern of electrodes are positioned at Electrode in the electrode pattern of side is gap electrode;
Described array base palte also includes multiple shielding strip being formed at above described gate patterns;Respectively Individual shielding strip hides the edge of the grid line in described gate patterns, and all with described public electrode figure Shape electrically connects;
Each shielding strip is towards the edge of adjacent gap electrode and this adjacent gap electrode Towards the sides aligned parallel of this shielding strip, and sharp with the angle of grid line bearing of trend of this shielding strip Angle is identical with the acute angle in the angle of grid line bearing of trend with the slit in gap electrode.
Further, described pixel electrode figure is positioned at the top of described common pattern of electrodes, institute The pixel electrode comprised is gap electrode;
Each shielding strip is formed with layer with described pixel electrode layer pattern.
Further, each gap electrode includes multiple slit in the first direction and multiple edge The slit of second direction;First direction slit and second direction slit are positioned at the difference of gap electrode Region, between be separated with transitional region.
Further, public electrode cabling figure is also included;Described public electrode cabling figure with Common electrode layer is connected, including the line direction cabling being arranged on described transitional region.
Further, described public electrode cabling figure also includes column direction cabling, described row side The column direction edge of pixel electrode it is positioned to cabling;And column direction cabling and line direction cabling phase Even.
Further, each public electrode in common pattern of electrodes corresponds to a pixel electricity Pole, and the edge, the same side of each lateral edges of each public electrode and corresponding pixel electrode Parallel.
Second aspect, the invention provides the manufacture method of a kind of array base palte, including:
Substrate is formed pixel electrode figure, common pattern of electrodes, gate patterns, source and drain electricity Pole figure and active layer pattern;Wherein, described pixel electrode figure and described common pattern of electrodes In electrode in electrode pattern above be gap electrode;
Described array base palte also includes multiple shielding strip being formed at above described gate patterns;Respectively Individual shielding strip hides the edge of the grid line in described gate patterns, and all with public electrode grid figure Shape electrically connects;
Each shielding strip is towards the edge of adjacent gap electrode and this adjacent gap electrode Towards the acute angle in the sides aligned parallel of this shielding strip, and the angle of this shielding strip and grid line and slit Slit in electrode is identical with the acute angle in the angle of grid line.
Further, the technique forming described gate patterns forms public electrode trace-diagram Shape.
The third aspect, the invention provides a kind of display floater, including color membrane substrates, array base Plate and be arranged on the liquid crystal layer between described color membrane substrates and described array base palte;Described array Substrate is the array base palte described in any of the above-described item.
Fourth aspect, the invention provides a kind of display device, including array base described above Plate.
In the array base palte that the present invention provides, it is formed at above described gate patterns including multiple Shielding strip;Each shielding strip hides the edge of the grid line in described gate patterns, and all with public Electrode gate patterns electrically connects.So these shielding strips can effectively weaken and even avoid grid line And the electric field between pixel electrode.And owing to each shielding strip is towards adjacent gap electrode Edge and this adjacent gap electrode towards the sides aligned parallel of this shielding strip, and this shielding strip with Acute angle in the angle of grid line and the slit in gap electrode and the acute angle phase in the angle of grid line With;So make the region between shielding strip and pixel electrode can be with pixel electrode location Territory equally forms the normal electric field that liquid crystal carries out display control, this makes it possible to utilize shielding Region between bar and pixel electrode shows, improves the aperture opening ratio of pixel.
Accompanying drawing explanation
By inventive feature information and advantage, accompanying drawing can be more clearly understood from reference to accompanying drawing It is schematic and should not be construed as the present invention is carried out any restriction, in the accompanying drawings:
Fig. 1 is the structural representation of a kind of array base palte in prior art;
In a kind of array base palte that Fig. 2 provides for one embodiment of the invention, the structure of part-structure is shown It is intended to;
The structure of part-structure in a kind of array base palte that Fig. 3 provides for yet another embodiment of the invention Schematic diagram;
The structure of part-structure in a kind of array base palte that Fig. 4 provides for yet another embodiment of the invention Schematic diagram.
Detailed description of the invention
In order to be more clearly understood that the above-mentioned purpose of the present invention, feature and advantage, knot below Close the drawings and specific embodiments the present invention is further described in detail.Need explanation It is that, in the case of not conflicting, the feature in embodiments herein and embodiment can be mutual Combination.
In order to solve problems of the prior art, a first aspect of the present invention provides one Novel ADS array base palte, in this array base palte, except comprising substrate and being formed at substrate On pixel electrode figure, common pattern of electrodes (wherein, described pixel electrode figure and described Electrode in electrode pattern above in common pattern of electrodes is gap electrode), grid figure Outside shape, source-drain electrode figure and active layer pattern, also include:
Multiple shielding strips being formed at above described gate patterns;Each shielding strip hides described grid The edge of the grid line in the figure of pole, and all electrically connect with common pattern of electrodes;
Each shielding strip is towards the edge of adjacent gap electrode and this adjacent gap electrode Towards the acute angle in the sides aligned parallel of this shielding strip, and the angle of this shielding strip and grid line and slit Slit in electrode is identical with the acute angle in the angle of grid line.
Shielding strip is set and makes shielding strip electrically connect with common pattern of electrodes can effectively to weaken Even avoid the electric field between grid line and pixel electrode.And by each shielding strip towards adjacent The edge of gap electrode and this adjacent gap electrode are towards the sides aligned parallel of this shielding strip, and make Obtain the folder of the acute angle in the angle of this shielding strip and grid line and the slit in gap electrode and grid line The setting that acute angle in angle is identical then enables to the region between shielding strip and pixel electrode The normal electricity that liquid crystal is carried out display control can be formed as pixel electrode region , this makes it possible to utilize the region between shielding strip and pixel electrode to show, improve The aperture opening ratio of pixel.
In the specific implementation, the concrete structure of above-mentioned array base palte may show as multiple difference Form.Embodiment optional to some of them is described in detail below in conjunction with the accompanying drawings.
Fig. 2 shows the vertical view of part-structure in the array base palte that one embodiment of the invention provides Schematic diagram;The public electrode formed with layer including common electrode layer 20, grid line 11 and grid line 11 Cabling 12, it is formed at the pixel electrode layer 30 of the top of grid line 11 and public electrode cabling 12;Its In, public electrode cabling 12 is connected with the public electrode 21 in common electrode layer 20 and (does not shows in figure Go out annexation);In addition to the foregoing structure, data wire 32 and thin film transistor (TFT) are also included 40.Being different from Fig. 1, in the embodiment of the present invention, it is thick that each pixel electrode 31 is provided with two Slit, the bearing of trend of two thick slits is different;A transition region is there is between two thick slits Territory A;Public electrode cabling 32 is arranged in transitional region A, entirety (i.e. grid line in the row direction The bearing of trend of 11).It addition, the array base palte unlike the structure in Fig. 1, in Fig. 2 Also including multiple shielding strip 32, each shielding strip 32 is conductive structure, along the limit of grid line Gate Edge is arranged, and electrically connects with the public electrode in common electrode layer 20;For shielding grid line 11 Point to the electric field of the pixel electrode 31 being adjacent;Grid line 11 is in the position of each pixel electrode 31 Put the trapezoidal shape in place;In the position of pixel electrode 31, it is towards the edge (bag of pixel electrode 31 Including top edge and lower limb) this pixel electrode 31 is towards the sides aligned parallel of this grid line Gate;And with In pixel electrode 31, the slit close to this grid line Gate is parallel;The four edges of each public electrode 21 The corresponding four edges with pixel electrode 31 is parallel.
Seeing Fig. 2 to understand, during actual display, each shielding strip 32 can block grid line The 32 electric field lines dissipated to pixel electrode 31, thus weaken and even avoid grid line 11 and pixel electrode Electric field between 31.Thus effectively weaken the impact on display of the corresponding electric field.Further, ginseng See Fig. 2, due in embodiments of the present invention, the limit of shielding strip 32 and adjacent pixel electrode 31 Edge is parallel, and all parallel with the slit in pixel electrode 31, then be applied in public at shielding strip 32 After voltage, the region between shielding strip 32 and pixel electrode 31 is also enough can be formed and pixel electrode The electric field of the electric field equidirectional that 31 regions are formed controls to realize display.So can be by Region between shielding strip 32 and pixel electrode 31 is equally used for display, such that it is able to increase pixel Aperture opening ratio.
Meanwhile, in embodiments of the present invention, public electrode cabling 32 is arranged on pixel electrode 31 Position corresponding to transitional region A, so with public electrode cabling 32 is arranged on two pictures Region between element electrode 31 is compared, it is possible to reduce the width in region between two pixel electrodes 31 Degree, increasing opening rate;And due to general, transitional region A is not provided with slit, itself is also Being not involved in luminescence display, accordingly public electrode cabling 32 being arranged on this position also will not be to this The luminescence display of position impacts.The most in the specific implementation, just in order to reach the present invention Basic object for, needs not necessarily are adopted and are arranged in this way.
At Fig. 2, pixel electrode 31 and shielding strip 32 are respectively positioned on the benefit in pixel electrode layer 30 It is, it is simple to arrange and make.The most in the specific implementation, just in order to reach the basic of the present invention For purpose, it is not required to shielding strip 32 and is formed with layer with pixel electrode 31.
Understandable it is, although in the embodiment of the present invention, be to be positioned at public affairs with pixel electrode layer 30 The explanation that the top of common electrode layer 20 is carried out, but in the specific implementation, it is also possible to by common electrical Pole layer 20 is above pixel electrode layer 30.Corresponding technical scheme also is able to reach the present invention's Basic object.
See Fig. 3, for the structural representation of the array base palte that yet another embodiment of the invention provides; Unlike the structure shown in Fig. 2, in figure 3, near grid line 11 in pixel electrode 31 In slit not with the sides aligned parallel of grid line 11, but with grid line 11 in certain angle;Specifically For, in pixel electrode 31 near grid line 11 slit and grid line 11 bearing of trend angle with Grid line 11 is consistent with the angle of the bearing of trend of grid line 11 at the edge of this position, is α; Same, due to shielding strip 32 and pixel electrode 31 edge all with grid line 11 in this position Sides aligned parallel, then the bearing of trend of the edge of shielding strip 32 and pixel electrode 31 and grid line 11 Angle be also α.
The schematic diagram of part-structure in the array base palte that Fig. 4 provides for yet another embodiment of the invention; Unlike the array base palte shown in Fig. 2, Fig. 4 also includes two public affairs being positioned at column direction Common electrode cabling 13;This public electrode cabling 13 is distributed along data wire 50, and with the public affairs of line direction Common electrode cabling 12 is connected.Advantage of this is that, it is possible to reduce the whole of public electrode cabling 13 Bulk resistor.
Understandable, in the specific implementation, between above-mentioned various optional embodiment Will not influence each other.The combination in any of each optional embodiment all should be fallen into the present invention Protection domain.
Another aspect of the present invention additionally provides a kind of method making array base palte, the method Can be in order to make the array base palte described in first aspect, the method includes:
Substrate is formed pixel electrode figure, common pattern of electrodes, gate patterns, source and drain electricity Pole figure and active layer pattern;Wherein, described pixel electrode figure and described common pattern of electrodes In electrode in electrode pattern above be gap electrode;
Described array base palte also includes multiple shielding strip being formed at above described gate patterns;Respectively Individual shielding strip hides the edge of the grid line in described gate patterns, and all with public electrode grid figure Shape electrically connects;
Each shielding strip is towards the edge of adjacent gap electrode and this adjacent gap electrode Towards the acute angle in the sides aligned parallel of this shielding strip, and the angle of this shielding strip and grid line and slit Slit in electrode is identical with the acute angle in the angle of grid line.
Understandable, in the specific implementation, according to the above-mentioned concrete knot about array base palte The description of structure, those skilled in the art are it is conceivable that the above-mentioned method making array base palte is many Planting different embodiments, corresponding technical scheme all should fall into protection scope of the present invention.
It is pointed out that in the specific implementation, can formed grid line same technique in shape Become public electrode cabling and public electrode cabling;Alternatively, it is also possible to forming the same of pixel electrode One technique is formed shielding strip.The concrete technique forming each Rotating fields may refer to existing skill Art, the present invention no longer describes in detail at this.
As another aspect of the invention, present invention also offers a kind of display floater, including Color membrane substrates, array base palte and be arranged between described color membrane substrates and described array base palte Liquid crystal layer;Described array base palte is the array base palte described in first aspect.
As another aspect of the invention originally, invention additionally provides a kind of display device, and this shows Showing device includes above-mentioned display floater.
In the specific implementation, display device here can be: Electronic Paper, mobile phone, flat board electricity Brain, television set, display, notebook computer, DPF, navigator etc. are any have aobvious Show product or the parts of function.
In description mentioned herein, illustrate a large amount of detail.But, it is possible to reason Solving, embodiments of the invention can be put into practice in the case of not having these details.At some In example, it is not shown specifically known method, structure and technology, in order to not fuzzy to this theory The understanding of bright book.
Last it is noted that above example is only in order to illustrate technical scheme, and Non-to its restriction;Although the present invention being described in detail with reference to previous embodiment, ability The those of ordinary skill in territory is it is understood that it still can be to the skill described in foregoing embodiments Art scheme is modified, or wherein portion of techniques feature is carried out equivalent;And these are repaiied Change or replace, not making the essence of appropriate technical solution depart from various embodiments of the present invention technical side The spirit and scope of case.

Claims (10)

1. an array base palte, it is characterised in that including: substrate and being formed in substrate Pixel electrode figure, common pattern of electrodes, gate patterns, source-drain electrode figure and active layer Figure;Wherein, electricity above in described pixel electrode figure and described common pattern of electrodes Electrode in the figure of pole is gap electrode;
Described array base palte also includes multiple shielding strip being formed at above described gate patterns;Respectively Individual shielding strip hides the edge of the grid line in described gate patterns, and all with described public electrode figure Shape electrically connects;
Each shielding strip is towards the edge of adjacent gap electrode and this adjacent gap electrode Towards the sides aligned parallel of this shielding strip, and sharp with the angle of grid line bearing of trend of this shielding strip Angle is identical with the acute angle in the angle of grid line bearing of trend with the slit in gap electrode.
2. according to the array base palte of claim 1 prime number, it is characterised in that described pixel electrode Figure is positioned at the top of described common pattern of electrodes, and the pixel electrode comprised is gap electrode;
Each shielding strip is formed with layer with described pixel electrode layer pattern.
Array base palte the most according to claim 1, it is characterised in that each slit electricity Pole includes multiple slit in the first direction and multiple slit in a second direction;First direction is narrow Seam and second direction slit are positioned at the zones of different of gap electrode, between be separated with transitional region.
Array base palte the most according to claim 3, it is characterised in that also include common electrical Pole cabling figure;Described public electrode cabling figure is connected with common electrode layer, including being arranged on The line direction cabling of described transitional region.
Array base palte the most according to claim 4, it is characterised in that described public electrode Cabling figure also includes that column direction cabling, described column direction cabling are positioned at the column direction of pixel electrode Edge;And column direction cabling is connected with line direction cabling.
Array base palte the most according to claim 1, it is characterised in that common pattern of electrodes In each public electrode corresponding to a pixel electrode, and each public electrode is each The same side sides aligned parallel of lateral edges and corresponding pixel electrode.
7. the manufacture method of an array base palte, it is characterised in that including:
Substrate is formed pixel electrode figure, common pattern of electrodes, gate patterns, source and drain electricity Pole figure and active layer pattern;Wherein, described pixel electrode figure and described common pattern of electrodes In electrode in electrode pattern above be gap electrode;
Described array base palte also includes multiple shielding strip being formed at above described gate patterns;Respectively Individual shielding strip hides the edge of the grid line in described gate patterns, and all with public electrode grid figure Shape electrically connects;
Each shielding strip is towards the edge of adjacent gap electrode and this adjacent gap electrode Towards the acute angle in the sides aligned parallel of this shielding strip, and the angle of this shielding strip and grid line and slit Slit in electrode is identical with the acute angle in the angle of grid line.
Method the most according to claim 7, it is characterised in that forming described grid figure The technique of shape is formed public electrode cabling figure.
9. a display floater, it is characterised in that include color membrane substrates, array base palte and It is arranged on the liquid crystal layer between described color membrane substrates and described array base palte;Described array base palte is Array base palte as described in any one of claim 1-6.
10. a display device, it is characterised in that include array as claimed in claim 9 Substrate.
CN201610556292.6A 2016-07-14 2016-07-14 Array substrate and preparation method thereof, display panel and display device Active CN106019730B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610556292.6A CN106019730B (en) 2016-07-14 2016-07-14 Array substrate and preparation method thereof, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610556292.6A CN106019730B (en) 2016-07-14 2016-07-14 Array substrate and preparation method thereof, display panel and display device

Publications (2)

Publication Number Publication Date
CN106019730A true CN106019730A (en) 2016-10-12
CN106019730B CN106019730B (en) 2019-04-02

Family

ID=57118968

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610556292.6A Active CN106019730B (en) 2016-07-14 2016-07-14 Array substrate and preparation method thereof, display panel and display device

Country Status (1)

Country Link
CN (1) CN106019730B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107121861A (en) * 2017-06-20 2017-09-01 深圳市华星光电技术有限公司 Liquid crystal display panel and liquid crystal display
US10416516B2 (en) 2017-06-20 2019-09-17 Shenzhen China Star Optoelectronics Technology Co., Ltd Liquid crystal display panel and liquid crystal display device
CN112764284A (en) * 2021-02-07 2021-05-07 Tcl华星光电技术有限公司 Array substrate and display panel
WO2023000406A1 (en) * 2021-07-20 2023-01-26 武汉华星光电技术有限公司 Display panel and display device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010145862A (en) * 2008-12-19 2010-07-01 Toshiba Mobile Display Co Ltd Liquid crystal display device
US20140198276A1 (en) * 2013-01-15 2014-07-17 Japan Display Inc. Liquid crystal display device
CN104280946A (en) * 2013-07-03 2015-01-14 三星显示有限公司 Liquid crystal display
CN105446029A (en) * 2016-01-19 2016-03-30 京东方科技集团股份有限公司 Array substrate, liquid crystal display panel and display device
CN105487300A (en) * 2016-01-27 2016-04-13 京东方科技集团股份有限公司 Pixel unit, array substrate and manufacturing method of array substrate

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010145862A (en) * 2008-12-19 2010-07-01 Toshiba Mobile Display Co Ltd Liquid crystal display device
US20140198276A1 (en) * 2013-01-15 2014-07-17 Japan Display Inc. Liquid crystal display device
CN104280946A (en) * 2013-07-03 2015-01-14 三星显示有限公司 Liquid crystal display
CN105446029A (en) * 2016-01-19 2016-03-30 京东方科技集团股份有限公司 Array substrate, liquid crystal display panel and display device
CN105487300A (en) * 2016-01-27 2016-04-13 京东方科技集团股份有限公司 Pixel unit, array substrate and manufacturing method of array substrate

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107121861A (en) * 2017-06-20 2017-09-01 深圳市华星光电技术有限公司 Liquid crystal display panel and liquid crystal display
WO2018232829A1 (en) * 2017-06-20 2018-12-27 深圳市华星光电技术有限公司 Liquid crystal display panel and liquid crystal display device
US10416516B2 (en) 2017-06-20 2019-09-17 Shenzhen China Star Optoelectronics Technology Co., Ltd Liquid crystal display panel and liquid crystal display device
CN112764284A (en) * 2021-02-07 2021-05-07 Tcl华星光电技术有限公司 Array substrate and display panel
WO2023000406A1 (en) * 2021-07-20 2023-01-26 武汉华星光电技术有限公司 Display panel and display device

Also Published As

Publication number Publication date
CN106019730B (en) 2019-04-02

Similar Documents

Publication Publication Date Title
CN107966864B (en) Liquid crystal display device
CN106684101B (en) Array substrate, display panel and display device
KR102094741B1 (en) Liquid crystal display
CN100362414C (en) Plane switching mode liquid crystal display device and fabrication method thereof
CN106019730A (en) Array base plate, manufacturing method thereof, display panel and display device
KR102397834B1 (en) Array substrate and manufacturing method therefor, display panel and display apparatus
CN104914630B (en) Array substrate, display panel and display device
CN202583657U (en) Liquid crystal display device
CN102169259A (en) Thin film transistor array substrate and liquid crystal display device
US9405157B2 (en) Liquid crystal display
DE102014107822A1 (en) Substrate of an inductive touch-control display, inductive touch-control screen and touch-control display device
CN102243401A (en) Liquid crystal display device
CN204496141U (en) Liquid crystal display and display device
US9632369B2 (en) Array substrate and manufacturing method thereof, as well as display device
CN104749836B (en) A kind of dot structure, array substrate, display device and production method
CN103676373A (en) Array substrate and production method thereof and display device comprising same
CN104317123A (en) Pixel structure and manufacturing method thereof, array substrate, display panel and display device
CN106098698A (en) Array base palte and preparation method thereof, display device
CN110618564B (en) Electrode structure, array substrate and display device
KR102248213B1 (en) Display device
JP4728513B2 (en) Liquid crystal display
KR102108505B1 (en) Thin film transistor substrate and liquid crystal display
CN108490705A (en) array substrate, liquid crystal display panel and display device
CN206097072U (en) Integrated touch -control display panel and contain its integrated touch -sensitive display device
CN208013633U (en) Display base plate and display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant