CN105991954A - Spliced display screen with built-in image processors - Google Patents

Spliced display screen with built-in image processors Download PDF

Info

Publication number
CN105991954A
CN105991954A CN201510067923.3A CN201510067923A CN105991954A CN 105991954 A CN105991954 A CN 105991954A CN 201510067923 A CN201510067923 A CN 201510067923A CN 105991954 A CN105991954 A CN 105991954A
Authority
CN
China
Prior art keywords
processing module
module
built
input signal
image processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510067923.3A
Other languages
Chinese (zh)
Inventor
黄琼
杨光武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Wei Ershi Science And Technology Co Ltd
Original Assignee
Shanghai Wei Ershi Science And Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Wei Ershi Science And Technology Co Ltd filed Critical Shanghai Wei Ershi Science And Technology Co Ltd
Priority to CN201510067923.3A priority Critical patent/CN105991954A/en
Publication of CN105991954A publication Critical patent/CN105991954A/en
Pending legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

The invention discloses a spliced display screen with built-in image processors. The spliced display screen comprises at least two display units with built-in image processors. The built-in image processors contain output signal processing modules and high-speed serial processing modules; the display unit built-in image processor connected with an original input signal source also includes an input signal processing module. All display units are mutually connected by the high-speed serial processing modules. According to the spliced display screen, because a multi-path independent serial connecting mechanism is employed, when a fault occurs at any processing module, a phenomenon that the large screen is in a black state and thus displaying can not be carried out can be prevented, so that the large screen can work safety for long time. Moreover, because of direct access of the video signal, multi-times conversion and processing of access signals can be reduced; and the image displaying effect with best quality can be guaranteed.

Description

A kind of mosaic display screen being provided with Built-in Image processor
Technical field
The present invention relates to Large Screen Display Technology field, particularly relate to one and be provided with at Built-in Image The mosaic display screen of reason device.
Background technology
For multi-screen splicing display system, exist to realize arbitrary signal arbitrary size optional position Display on mosaic screen, is substantially the external image processor of employing, in the market such as Fig. 7 Shown in, various signal sources include that CVBS, VGA, DVI, IP streaming media video signal is all input to External processor, then by the process of external image processor, exports eventually through DVI mouth To the Built-in Image processor of the display unit of each mosaic screen, the unit of each display built-in Needed for the DVI signal of input is converted into display screen or DLP projector core by image processor Signal shows.
When driving large-size screen monitors display by external image processor, if external image processor goes out Existing fault, will result in part mosaic screen display unit or all display units of mosaic screen can not Display, and various image signal source is through repeatedly image conversion process, can cause picture quality A certain degree of loss.
Summary of the invention
In view of current mosaic screen image procossing above shortcomings, the present invention provides one to be provided with The mosaic display screen of Built-in Image processor, the mosaic display screen being provided with Built-in Image processor is adopted By multichannel independent serial connection mechanism, any one processing module breaks down big all without causing There is the phenomenon that blank screen can not show in screen, it is ensured that the longtime running safety of large-size screen monitors, and video Being directly accessed of signal decreases conversion and the process repeatedly accessing signal, it is ensured that picture quality Preferably display effect.
For reaching above-mentioned purpose, embodiments of the invention adopt the following technical scheme that
A kind of mosaic display screen being provided with Built-in Image processor, described mosaic display screen include to Few two display units, described display unit is provided with Built-in Image processor, described Built-in Image Processor includes output signal processing module and high speed serialization processing module, with original input signal The display unit Built-in Image processor that source is connected also includes input signal processing module, respectively shows Unit is connected with each other by high speed serialization processing module.
According to one aspect of the present invention, described high speed serialization processing module includes being sequentially connected with Input-buffer, high-speed transfer caching and output caching.
According to one aspect of the present invention, the high-speed transfer caching of described high speed serialization processing module Including write scheduler module, write line cache module, sense line cache module and reading scheduling mould Block, said write scheduler module is flexibly connected with write line cache module, sense line cache module With read scheduler module is flexibly connected, write line cache module write after with reading data after Sense line cache module carry out position and exchange function.
According to one aspect of the present invention, said write scheduler module is provided with high speed serialization and processes Module data input interface and display unit input-buffer Data Input Interface, described reading is dispatched It is data cached with display unit output that module is provided with high speed serialization processing module data output interface Output interface.
According to one aspect of the present invention, described high speed serialization processing module is that high-speed figure processes Chip FPGA or DSP.
According to one aspect of the present invention, described input signal processing module includes that multichannel CVBS is marked Clear analog input signal processing module, be provided with DVI-Integrated input signal processing module, IP Streaming Media input signal processing module selects processing module, described multichannel CVBS with multiple signals SD analog input signal processing module, it is provided with the input signal processing module of DVI-Integrated Processing module is selected to be connected with multiple signals respectively with IP Streaming Media input signal processing module.
According to one aspect of the present invention, described input signal processing module also includes that signal is changed Module, described signal conversion module selects processing module to be connected with multiple signals, described signal Modular converter respectively with multichannel CVBS SD analog input signal processing module, be provided with DVI-I The input signal processing module of interface is connected with IP Streaming Media input signal processing module.
According to one aspect of the present invention, described input signal processing module is provided with signal input Interface, signal output interface and high speed serialization processing module data output interface.
According to one aspect of the present invention, described output signal processing module includes the contracting being connected Put cutting process module and multiple signals lamination processing module.
According to one aspect of the present invention, described output signal processing module is provided with high speed serialization Processing module data receiver interface.
The advantage that the present invention implements: the mosaic display screen being provided with Built-in Image processor uses multichannel Independent serial connection mechanism, any one processing module breaks down all without causing large-size screen monitors to occur The phenomenon that blank screen can not show, it is ensured that the longtime running safety of large-size screen monitors, and video signal It is directly accessed and decreases conversion and the process repeatedly accessing signal, it is ensured that picture quality is the most aobvious Show effect.
Accompanying drawing explanation
For the technical scheme being illustrated more clearly that in the embodiment of the present invention, below will be to embodiment The accompanying drawing used required in is briefly described, it should be apparent that, the accompanying drawing in describing below It is only some embodiments of the present invention, for those of ordinary skill in the art, is not paying On the premise of going out creative work, it is also possible to obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the interior of a kind of mosaic display screen being provided with Built-in Image processor of the present invention Put the structural representation of image processor;
Fig. 2 is the interior of a kind of mosaic display screen being provided with Built-in Image processor of the present invention Put the structural representation of image processor high speed serialization processing module;
Fig. 3 is the interior of a kind of mosaic display screen being provided with Built-in Image processor of the present invention Put the structural representation of the high-speed transfer caching of the high speed serialization processing module of image processor;
Fig. 4 is the interior of a kind of mosaic display screen being provided with Built-in Image processor of the present invention Put the structural representation of the input signal processing module of image processor;
Fig. 5 is the interior of a kind of mosaic display screen being provided with Built-in Image processor of the present invention Put the structural representation of the output signal processing module of image processor;
Fig. 6 is the structural representation of the mosaic display screen using Built-in Image processor;
Fig. 7 is the structural representation that prior art is provided with the mosaic display screen of external processor;
Detailed description of the invention
Below in conjunction with the accompanying drawing in the embodiment of the present invention, to the technical side in the embodiment of the present invention Case is clearly and completely described, it is clear that described embodiment is only the present invention one Divide embodiment rather than whole embodiments.Based on the embodiment in the present invention, this area is general The every other embodiment that logical technical staff is obtained under not making creative work premise, Broadly fall into the scope of protection of the invention.
As shown in Fig. 1, Fig. 6, a kind of mosaic display screen being provided with Built-in Image processor, described Mosaic display screen includes that at least two display unit 1, described display unit 1 are provided with at Built-in Image Reason device, described Built-in Image processor includes that output signal processing module 4 and high speed serialization process Module 2, the display unit 1 being connected with original input signal source also includes input signal processing module 3, each display unit 1 is connected with each other by high speed serialization processing module 2.
As in figure 2 it is shown, high speed serialization processing module 2 include being sequentially connected with input-buffer 21, High-speed transfer caching 22 and output caching 23.
As shown in Fig. 1, Fig. 6, configure two according to project demands or four high speed serializations process Module, input signal processing module is matched according to the input signal quantity of user's request, inputs When number of signals is few, part Built-in Image processor can not configure input signal processing module.
In the mosaic display screen being provided with Built-in Image processor of the present invention, display unit connects Raw video signal source processed by input signal processing module after point two-way export, a road is defeated Go out the display screen unit entered to signal output module at original video signal source to show, another Road exports the first high speed serialization processing module or the second high speed serialization processing module is supplied to it His its unit display unit, the video signal of other display unit is passed by high speed serialization connecting line It is passed to the first high speed serialization processing module or the second high speed serialization processing module, by going here and there at a high speed Row processing module be transferred to display unit output signal processing module process after output drive display Display screen or the projection light machine of unit show.During whole image real time transfer, as long as The 24BIT digital image format of standard is converted input signals into i.e. in input signal processing module Can, it is not necessary to again signal is carried out form conversion, owing to there being Liang Zhi tetra-road high speed serialization to process mould Block, when a high speed serialization processing module breaks down, other high speed serialization processing module Ensure that the image transmitting between each display unit.
As it is shown on figure 3, in the present embodiment, the high-speed transfer of high speed serialization processing module 2 is delayed Deposit 22 to include writing scheduler module 221, write line cache module 222, sense line cache module 223 with read scheduler module 224, said write scheduler module 221 and write line cache module 222 Being flexibly connected, sense line cache module 223 is flexibly connected with reading scheduler module 224, write After line cache module 222 write with read the sense line cache module 223 after data and carry out Position and exchange function.
In the present embodiment, write scheduler module 221 is provided with high speed serialization processing module 2 number According to input interface and display unit input-buffer 21 Data Input Interface, described reading scheduler module 224 are provided with high speed serialization processing module 2 data output interface exports caching 23 with display unit Data output interface.
In the present embodiment, high speed serialization processing module 2 for high-speed figure process chip FPGA or DSP。
As in figure 2 it is shown, high speed serialization processing module is to be processed chip FPGA or DSP by high-speed figure Realize, input signal processing module the data exported write high-speed transfer by input-buffer Caching, and the data write output caching read by high-speed transfer is supplied to output signal and processes mould Block.
Every road high-speed transfer bandwidth can reach more than 20Gbit/S, can transmit multi-path high-definition and regard Frequently signal, in order to reduce because transmitting the signal delay caused, whole caching uses line caching mould Formula, the most full HD 1920*1080 form, a frame picture has 1080 lines, whole process only to prolong Time 1 line, can ignore for the vision of people and not remember, by write scheduling high speed serialization even Connect the data of input and the video data write line cache module of this unit input-buffer, from not The line that the source data write of same video is different caches;It is whole that to be cached with two groups of size structures the same Cache module, when being used for writing for one group, another group is used for exporting;When reading and writing next line Time, these two groups of pooling features exchange;By reading scheduling, the data read-out of line cache module is carried Supply high speed serialization connects delivery outlet and this unit output caching.
As shown in Figure 4, input signal processing module 3 includes multichannel CVBS SD simulation input letter Number processing module 31, it is provided with the input signal processing module 32 of DVI-Integrated, IP Streaming Media Input signal processing module 33 selects processing module 34 with multiple signals, and described multichannel CVBS is marked Clear analog input signal processing module 31, it is provided with the input signal processing module of DVI-Integrated 32 and IP Streaming Media input signal processing modules 33 select processing module 34 with multiple signals respectively It is connected.
As shown in Figure 4, input signal processing module 3 also includes signal conversion module 35, described Signal conversion module 35 selects processing module 34 to be connected with multiple signals, and described signal is changed Module 35 respectively with multichannel CVBS SD analog input signal processing module 31, be provided with DVI-I The input signal processing module 32 of interface is connected with IP Streaming Media input signal processing module 33.
In the present embodiment, input signal processing module 3 is provided with signal input interface, signal Output interface and high speed serialization processing module 2 data output interface.
Modules is according to the demand flexible configuration used, and each input processing module is turned by signal Die change block is converted input signals into the video format of standard and is processed by multiple signals selection Resume module exports.
As it is shown in figure 5, output signal processing module 4 includes the scaling cutting process mould being connected Block 41 and multiple signals lamination processing module 42.
In the present embodiment, output signal processing module 4 is provided with high speed serialization processing module 2 Data receiver interface.
Multiple signals from input signal processing module and the multichannel letter from high speed serialization output Lamination processes output and forms a road signal again number after respective scaling cutting process resume module This unit display screen or projection light machine is driven to show, it is achieved unit display multiple signals, many Unit is across the effect of screen display.
The advantage that the present invention implements: the mosaic display screen being provided with Built-in Image processor uses multichannel Independent serial connection mechanism, any one processing module breaks down all without causing large-size screen monitors to occur The phenomenon that blank screen can not show, it is ensured that the longtime running safety of large-size screen monitors, and video signal It is directly accessed and decreases conversion and the process repeatedly accessing signal, it is ensured that picture quality is the most aobvious Show effect.
The above, the only detailed description of the invention of the present invention, but protection scope of the present invention is also Being not limited to this, any those skilled in the art is at technology model disclosed by the invention In enclosing, the change that can readily occur in or replacement, all should contain within protection scope of the present invention. Therefore, protection scope of the present invention should be as the criterion with described scope of the claims.

Claims (10)

1. the mosaic display screen being provided with Built-in Image processor, it is characterised in that described spelling Connect display screen and include that at least two display unit, described display unit are provided with Built-in Image processor, Described Built-in Image processor includes output signal processing module and high speed serialization processing module, with The display unit Built-in Image processor that original input signal source is connected also includes that input signal processes Module, each display unit is connected with each other by high speed serialization processing module.
The mosaic display screen being provided with Built-in Image processor the most according to claim 1, its Being characterised by, described high speed serialization processing module includes input-buffer, the height being sequentially connected with Speed transmission buffer and output caching.
The mosaic display screen being provided with Built-in Image processor the most according to claim 2, its Be characterised by, the high-speed transfer of described high speed serialization processing module caching include writing scheduler module, Write line cache module, sense line cache module and reading scheduler module, said write scheduling mould Block is flexibly connected with write line cache module, sense line cache module and reading scheduler module activity Connect, after the write of write line cache module with read the sense line cache module after data and enter Line position and exchange function.
The mosaic display screen being provided with Built-in Image processor the most according to claim 3, its Being characterised by, said write scheduler module is provided with high speed serialization processing module Data Input Interface With display unit input-buffer Data Input Interface, described reading scheduler module is provided with string at a high speed Row processing module data output interface exports data cached output interface with display unit.
The mosaic display screen being provided with Built-in Image processor the most according to claim 4, its Being characterised by, described high speed serialization processing module is that high-speed figure processes chip FPGA or DSP.
The mosaic display screen being provided with Built-in Image processor the most according to claim 1, its Being characterised by, described input signal processing module includes at multichannel CVBS SD analog input signal Manage module, be provided with the input signal processing module of DVI-Integrated, IP Streaming Media input signal Processing module selects processing module, described multichannel CVBS SD analog input signal with multiple signals Processing module, the input signal processing module being provided with DVI-Integrated and IP Streaming Media input letter Number processing module selects processing module to be connected with multiple signals respectively.
The mosaic display screen being provided with Built-in Image processor the most according to claim 6, its Being characterised by, described input signal processing module also includes that signal conversion module, described signal turn Die change block selects processing module to be connected with multiple signals, and described signal conversion module is respectively with many Road CVBS SD analog input signal processing module, it is provided with at the input signal of DVI-Integrated Reason module is connected with IP Streaming Media input signal processing module.
The mosaic display screen being provided with Built-in Image processor the most according to claim 7, its Being characterised by, described input signal processing module is provided with signal input interface, signal output connects Mouth and high speed serialization processing module data output interface.
9. show according to the splicing being provided with Built-in Image processor one of claim 1 to 8 Suo Shu Display screen, it is characterised in that described output signal processing module includes the scaling cut place being connected Reason module and multiple signals lamination processing module.
The mosaic display screen being provided with Built-in Image processor the most according to claim 9, its Being characterised by, described output signal processing module is provided with high speed serialization processing module data receiver and connects Mouthful.
CN201510067923.3A 2015-02-10 2015-02-10 Spliced display screen with built-in image processors Pending CN105991954A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510067923.3A CN105991954A (en) 2015-02-10 2015-02-10 Spliced display screen with built-in image processors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510067923.3A CN105991954A (en) 2015-02-10 2015-02-10 Spliced display screen with built-in image processors

Publications (1)

Publication Number Publication Date
CN105991954A true CN105991954A (en) 2016-10-05

Family

ID=57041629

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510067923.3A Pending CN105991954A (en) 2015-02-10 2015-02-10 Spliced display screen with built-in image processors

Country Status (1)

Country Link
CN (1) CN105991954A (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050018698A (en) * 2003-08-08 2005-02-24 이창범 Extensible Image Processing Board
CN101651810A (en) * 2009-09-22 2010-02-17 西安交通大学 Device and method for processing interlaced line-crossing stereoscopic composite video signals
JP2010091723A (en) * 2008-10-07 2010-04-22 Nexcom Internatl Co Ltd Video signal processing system and method therefor
CN102708842A (en) * 2012-06-08 2012-10-03 宁波Gqy视讯股份有限公司 Image processor for mosaic screen
CN203259745U (en) * 2013-04-25 2013-10-30 京东方科技集团股份有限公司 Splicing screen
CN103544916A (en) * 2013-10-30 2014-01-29 广东威创视讯科技股份有限公司 Spliced display control method and system
CN204425509U (en) * 2015-02-10 2015-06-24 上海纬而视科技股份有限公司 A kind of mosaic display screen being provided with Built-in Image processor

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050018698A (en) * 2003-08-08 2005-02-24 이창범 Extensible Image Processing Board
JP2010091723A (en) * 2008-10-07 2010-04-22 Nexcom Internatl Co Ltd Video signal processing system and method therefor
CN101651810A (en) * 2009-09-22 2010-02-17 西安交通大学 Device and method for processing interlaced line-crossing stereoscopic composite video signals
CN102708842A (en) * 2012-06-08 2012-10-03 宁波Gqy视讯股份有限公司 Image processor for mosaic screen
CN203259745U (en) * 2013-04-25 2013-10-30 京东方科技集团股份有限公司 Splicing screen
CN103544916A (en) * 2013-10-30 2014-01-29 广东威创视讯科技股份有限公司 Spliced display control method and system
CN204425509U (en) * 2015-02-10 2015-06-24 上海纬而视科技股份有限公司 A kind of mosaic display screen being provided with Built-in Image processor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
陈丽;陆亨立;张维新: "SDI视频四合一图像处理器的设计", 电视技术, no. 9 *

Similar Documents

Publication Publication Date Title
CN101516015B (en) Multi-path video data acquiring, processing and transmitting method
CN207752739U (en) display device with splicing function
CN102857738A (en) Multi-screen control image display system, multi-screen control method and multi-screen control device
CN101567162B (en) System and method for controlling high-resolution LED display screen
CN207541916U (en) LED splice displaying systems
CN110519531B (en) Multipath high-definition video distributed processing equipment
CN211184115U (en) Vehicle-mounted display control terminal with multi-channel video display function
CN109429016A (en) Display control program
CN105657291A (en) Video controller
CN112367509A (en) Method for realizing domestic four-way super-definition image comprehensive display device
CN107529024A (en) Multifunctional image video switch boards
CN109982004A (en) A kind of point-to-point splicing system of video
CN104182193B (en) A kind of large high-definition screen curtain display methods, system and large-size screen monitors work station
CN206712942U (en) Video controller
CN104954748A (en) Video processing architecture
CN202855260U (en) LED display screen full color transmission system
CN105141905B (en) A kind of joined screen system and its implementation
CN205862772U (en) The LCD TV splicing apparatus of a kind of built-in hybrid matrix and liquid crystal-spliced system
CN107707829A (en) A kind of method that multiplex roles intelligence SDI video switching boxs are realized based on FPGA
CN204425509U (en) A kind of mosaic display screen being provided with Built-in Image processor
CN214205739U (en) General type high definition display system based on FPGA for photoelectric platform
CN105991954A (en) Spliced display screen with built-in image processors
CN201655203U (en) Liquid crystal spliced curtain wall
CN103685983A (en) Host computer, loop splicing module and video signal transmitting method and system
CN101552897B (en) Method and apparatus for achieving the display of mosaicing high definition base image by using a U disk or/and a flash memory

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination