CN105912380A - Method for converting EDIF netlist file to Protel netlist file - Google Patents
Method for converting EDIF netlist file to Protel netlist file Download PDFInfo
- Publication number
- CN105912380A CN105912380A CN201610227390.5A CN201610227390A CN105912380A CN 105912380 A CN105912380 A CN 105912380A CN 201610227390 A CN201610227390 A CN 201610227390A CN 105912380 A CN105912380 A CN 105912380A
- Authority
- CN
- China
- Prior art keywords
- protel
- file
- edif
- net meter
- meter file
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/42—Syntactic analysis
- G06F8/425—Lexical analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/42—Syntactic analysis
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610227390.5A CN105912380A (en) | 2016-04-12 | 2016-04-12 | Method for converting EDIF netlist file to Protel netlist file |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610227390.5A CN105912380A (en) | 2016-04-12 | 2016-04-12 | Method for converting EDIF netlist file to Protel netlist file |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105912380A true CN105912380A (en) | 2016-08-31 |
Family
ID=56745973
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610227390.5A Pending CN105912380A (en) | 2016-04-12 | 2016-04-12 | Method for converting EDIF netlist file to Protel netlist file |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105912380A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110210133A (en) * | 2019-06-03 | 2019-09-06 | 哈尔滨工程大学 | A kind of automatic fault method for implanting of EDIF netlist grade combinational logic circuit |
US11546217B1 (en) * | 2021-09-14 | 2023-01-03 | Hewlett Packard Enterprise Development Lp | Detecting configuration anomaly in user configuration |
-
2016
- 2016-04-12 CN CN201610227390.5A patent/CN105912380A/en active Pending
Non-Patent Citations (4)
Title |
---|
周晓亮: "基于EDIF边界扫描测试信息编译技相术的研究", 《万方学术》 * |
周晓亮: "基于电子设计交换格式的网表文件编译器的研究与实现", 《计算机测量与控制》 * |
李涣,颜学龙,陈寿宏: "编译器技术在边界扫描中的应用研究", 《计算机测量与控制》 * |
李涣: "边界扫描测试的编译技术研究", 《万方学术》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110210133A (en) * | 2019-06-03 | 2019-09-06 | 哈尔滨工程大学 | A kind of automatic fault method for implanting of EDIF netlist grade combinational logic circuit |
CN110210133B (en) * | 2019-06-03 | 2022-07-08 | 哈尔滨工程大学 | Automatic fault injection method for EDIF netlist-level combinational logic circuit |
US11546217B1 (en) * | 2021-09-14 | 2023-01-03 | Hewlett Packard Enterprise Development Lp | Detecting configuration anomaly in user configuration |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106547739B (en) | A kind of text semantic similarity analysis method | |
CN109376353B (en) | Natural language processing-based power grid starting operation ticket generation device and method | |
CN103336760B (en) | A kind of method and device based on reverse-engineering automatic generating software document | |
CN109783079A (en) | A kind of code annotation generation method based on program analysis and Recognition with Recurrent Neural Network | |
CN102708098B (en) | Dependency coherence constraint-based automatic alignment method for bilingual words | |
JP2010003008A (en) | Detection program, detection device, and detection method | |
KR20090015604A (en) | Method and apparatus for constructing translation knowledge | |
CN104063321A (en) | Test verifying system and test verifying method for microblaze soft-core program | |
US20220171932A1 (en) | Automated translation of design specifications of electronic circuits | |
CN101008962A (en) | Verification method for configurable and replaceable reference model used by network chip | |
CN105912380A (en) | Method for converting EDIF netlist file to Protel netlist file | |
CN102135957A (en) | Clause translating method and device | |
CN109471637B (en) | Circuit diagram examination script debugging method | |
US20100057425A1 (en) | Automatically creating manufacturing test rules pertaining to an electronic component | |
CN112965909A (en) | Test data, test case generation method and system, and storage medium | |
US7340727B2 (en) | Verilog to C++ language translator | |
Meng et al. | HDLcs1. 0: A Compiler and Simulator Framework for Hardware Description Language | |
Phodong et al. | Improving Thai-English word alignment for interrogative sentences in SMT by grammatical knowledge | |
CN109635480A (en) | A kind of control logic verifying and adjustment method based on graphics software | |
CN115712839B (en) | Automatic matching system and method for relay protection device communication model | |
CN102426335B (en) | Method for automatically generating test pattern vector of DSP (Digital Signal Processor) device | |
Becu et al. | UTILE system: a unified environment from simulation to test | |
CN117592536A (en) | Translation model training method, device, electronic equipment and storage medium | |
Chen et al. | A general boundary scan test system based on EDIF netlist file transfer to Protel netlist file | |
CN117892664A (en) | SoC mixed signal verification device and verification method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
CB03 | Change of inventor or designer information |
Inventor after: Chen Shouhong Inventor after: Wang Zhuang Inventor after: Hou Xingna Inventor after: Yan Xuelong Inventor after: Huang Xin Inventor after: Ma Jun Inventor before: Wang Zhuang Inventor before: Chen Shouhong |
|
COR | Change of bibliographic data | ||
SE01 | Entry into force of request for substantive examination | ||
DD01 | Delivery of document by public notice |
Addressee: Guilin University of Electronic Technology Document name: the First Notification of an Office Action |
|
DD01 | Delivery of document by public notice | ||
DD01 | Delivery of document by public notice |
Addressee: Guilin University of Electronic Technology Document name: Notification that Application Deemed to be Withdrawn |
|
DD01 | Delivery of document by public notice | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160831 |
|
WD01 | Invention patent application deemed withdrawn after publication |