CN105893312B - A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold - Google Patents
A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold Download PDFInfo
- Publication number
- CN105893312B CN105893312B CN201610187420.4A CN201610187420A CN105893312B CN 105893312 B CN105893312 B CN 105893312B CN 201610187420 A CN201610187420 A CN 201610187420A CN 105893312 B CN105893312 B CN 105893312B
- Authority
- CN
- China
- Prior art keywords
- data
- sequence
- trigger
- fifo module
- trigger condition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0024—Peripheral component interconnect [PCI]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Communication Control (AREA)
Abstract
A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold, are related to universal serial bus analytical technology, in order to solve the problems, such as that the data for meeting serial protocol trigger condition are easy to be lost, cannot observe the content of bus transfer in real time.AXI8 memory mapping types are electrically connected from port one and data input buffer fifo module, the input terminal of the output end connection trigger data grabber of data input buffer fifo module, the input terminal of the output end connection data output buffering fifo module of trigger data grabber, data output buffering fifo module and AXI8 memory mapping types are electrically connected from port two；This method includes trigger condition generation step, analog-to-digital conversion step, sequence truncation step, related coefficient calculating step and trigger condition screening step.The present invention will not lose trigger condition, can observe the content of bus transfer in real time.It is triggered suitable for serial bus protocol.
Description
Technical field
The present invention relates to a kind of universal serial bus analytical technologies, and in particular to the serial bus protocol based on correlation coefficient threshold
Triggering technique.
Background technology
As the requirement that test instrument system analyzes serial bus protocol is higher and higher, accurate and flexible agreement triggering
Technology is gradually applied in serial bus protocol analysis design.
Bus protocol triggering technique is to carry out agreement triggering according to bus protocol specification to collected serial bus data,
Trigger continuous burst of data or agreement.For universal serial bus analysis field, flexible agreement triggering technique is conducive to catch
Interested bus events are grasped, the demand stored to data is reduced, can be very good to meet test instrument system in bus point
The multiple requirements such as technical accuracy, reliability, flexibility are analysed, therefore as modern testing equipment system in bus analysis
The indispensable technology in field.
Modern testing equipment system is much first to capture waveform by software realization agreement Trigger Function, such as oscillograph,
The data for meeting serial protocol trigger condition are searched in waveform again, and oscillograph is full-time real-time capture waveform of having no idea
, many important data informations can be thus lost, it is possible that the data for meeting serial protocol trigger condition can be lost.Together
When, since in universal serial bus, all information (such as address information, control information, data information and clock information) are all necessary
It is sent on identical a small number of conducting wires in a serial fashion, even if fairly simple sata standard, compared with parallel agreement, observation is simultaneously
The content transmitted on Trigger Bus is still to the more of significant difficulties, how accurately, flexibly to realize that agreement is touched to serial bus data
Hair and the emphasis of modern testing equipment system development and development.
Invention content
The present invention is in order to which the data for solving to meet serial protocol trigger condition are easy to be lost, cannot observe bus transfer in real time
Content the problem of, to provide a kind of serial protocol triggering IP kernel and trigger data capture side based on correlation coefficient threshold
Method.
A kind of serial protocol triggering IP kernel based on correlation coefficient threshold of the present invention, including input interface module,
Trigger data grabber and output interface module；
Input interface module includes AXI8 memory mapping types from port one and data input buffer fifo module；
Output interface module includes that data output buffers fifo module and AXI8 memory mapping types from port two；
AXI8 memory mapping types are electrically connected from port one and data input buffer fifo module,
The input terminal of the output end connection trigger data grabber of data input buffer fifo module, trigger data grabber
Output end connection data output buffering fifo module input terminal, data output buffering fifo module and AXI8 memories map
Type is electrically connected from port two.
Trigger data catching method, this approach includes the following steps：
Trigger condition generation step, the agreement triggering analysis for being selected according to user require to generate trigger condition, number
Discrete series Y is made of element y (n), and the value of y (n) is 0 or 1, (0≤n<N), wherein N is the length of Digital Discrete sequence Y；
Analog-to-digital conversion step is converted to the universal serial bus analogue data received for the threshold value according to user setting
Numerical data, when analogue data is greater than or equal to threshold value, numerical data sets 1, when analogue data is less than threshold value, numerical data
It sets to 0,
Wherein DataiFor i-th of analogue data, Threshold is the threshold value of user setting, M be receive it is serial total
The length of the analogue data sequence of line, xiFor transformed numerical data, a string of discrete series X, discrete series X are formed after conversion
It is made of element x (i), (0≤i<M), wherein M>N；
Sequence truncation step is obtained for x (i) to be intercepted into the sequence with discrete series Y equal lengths successively since i=0
To M-N+1 sequence Xk, wherein 1≤k≤(M-N+1), sequence XkIt is made of element x (i-k+1), 0≤i-k+1<N, XkIt indicates to cut
K-th of the sequence got；
Related coefficient calculates step, for calculating X one by onekWith discrete series Y correlation coefficient ρsk, n=i-k+1,
Trigger condition screening step, the correlation coefficient ρ for will obtainkData point be depicted as waveform, looked for from waveform
To related coefficient maximum value ρmax, work as ρmaxWhen being greater than unique wave crest of secure threshold, by ρmaxCorresponding DataiFirst ground
Location is sent to data output buffering fifo module, and the secure threshold is the pre-set numerical value of user, otherwise, not defeated to data
Go out to buffer fifo module and sends any data.
The present invention requires to generate trigger condition according to the analysis of input, and satisfaction is found in collected serial bus signal
The bus data of trigger condition realizes agreement triggering, such as clocked flip, frame head triggering, specific command triggering, specific data triggering
And particular state triggering etc..The present invention can be to meeting MIL-STD-1553B, USB, CAN, FlexRay, UART, Arinc-
429, the serial bus data progress agreement triggering of I2C, SPI protocol protocol specification, can also be to customized specific content
Serial bus data carries out agreement triggering.
A kind of serial protocol based on correlation coefficient threshold of the present invention triggers IP kernel, will not lose trigger condition,
The content that bus transfer can be observed in real time improves accuracy, the flexibility of serial bus protocol Trigger Function, and is oscillography
The modern testing equipments network analysis bus signals such as device, universal serial bus analytical instrument are provided convenience condition, disclosure satisfy that serial
The application demand of bus protocol triggering.
Trigger data catching method of the present invention is required to generate trigger condition according to the analysis of input, collected
Serial bus signal in find the bus data for meeting trigger condition, realize agreement triggering, trigger condition will not be lost, can
The content of observation bus transfer in real time, improves accuracy, the flexibility of serial bus protocol Trigger Function, and for oscillograph,
The modern testing equipments network analysis bus signals such as universal serial bus analytical instrument are provided convenience condition, disclosure satisfy that universal serial bus
The application demand of agreement triggering.
Description of the drawings
Fig. 1 is a kind of structure of serial protocol triggering IP kernel based on correlation coefficient threshold described in specific implementation mode one
Schematic diagram；
Fig. 2 is the flow diagram of trigger data catching method described in specific implementation mode three；
Fig. 3 is the schematic diagram of the sequence truncation in specific implementation mode two；
Fig. 4 is that a kind of serial protocol based on correlation coefficient threshold triggers IP kernel in concrete application in specific implementation mode two
In structural schematic diagram.
Specific implementation mode
Specific implementation mode one：Present embodiment is illustrated referring to Fig.1, and one kind described in present embodiment is based on correlation
The serial protocol of coefficient threshold triggers IP kernel, including input interface module 1, trigger data grabber 2 and output interface module 3；
Input interface module 1 includes AXI8 memory mapping types from one 1-1 of port and data input buffer fifo module 1-
2；
Output interface module 3 includes that data output buffers 3-1 and AXI8 memory mapping types of fifo module from two 3- of port
2；
AXI8 memory mapping types are inputted from one 1-1 of port and the 1-2 electrical connections of data input buffer fifo module, data
The input terminal of the output end connection trigger data grabber 2 of fifo module 1-2 is buffered, the output end of trigger data grabber 2 connects
Connect the input terminal of data output buffering fifo module 3-1, data output buffering 3-1 and AXI8 memory mapping types of fifo module from
Two 3-2 of port is electrically connected.
Data input buffer fifo module 1-2 takes out AXI8 memory mapping types are written simultaneously from the data of one 1-1 of port
It stores in data input buffer fifo module 1-2, data input buffer fifo module 1-2 is at the cross clock domain of entire IP kernel
Reason provides guarantee.Data output buffering fifo module 3-1 provides guarantee for the cross clock domain processing of entire IP kernel.
Specific implementation mode two：Present embodiment is illustrated with reference to Fig. 3 and Fig. 4, present embodiment is to specific implementation
A kind of serial protocol triggering IP kernel based on correlation coefficient threshold described in mode one is described further, in present embodiment,
Trigger data grabber 2 is embedded in the trigger data trapping module of software realization, which includes with lower unit：
Trigger condition generation unit, the agreement triggering analysis for being selected according to user require to generate trigger condition, number
Discrete series Y is made of element y (n), and the value of y (n) is 0 or 1, (0≤n<N), wherein N is the length of Digital Discrete sequence Y；
AD conversion unit is converted to the universal serial bus analogue data received for the threshold value according to user setting
Numerical data, when analogue data is greater than or equal to threshold value, numerical data sets 1, when analogue data is less than threshold value, numerical data
It sets to 0,
Wherein DataiFor i-th of analogue data, Threshold is the threshold value of user setting, M be receive it is serial total
The length of the analogue data sequence of line, xiFor transformed numerical data, a string of discrete series X, discrete series X are formed after conversion
It is made of element x (i), (0≤i<M), wherein M>N；
Sequence truncation unit is obtained for x (i) to be intercepted into the sequence with discrete series Y equal lengths successively since i=0
To M-N+1 sequence Xk, wherein 1≤k≤(M-N+1), sequence XkIt is made of element x (i-k+1), (0≤i-k+1<N), XkIt indicates
K-th of sequence being truncated to；
Related coefficient computing unit, for calculating X one by onekWith discrete series Y correlation coefficient ρsk, n=i-k+1,
Trigger condition screening unit, the correlation coefficient ρ for will obtainkData point be depicted as waveform, can from waveform
Intuitively to find related coefficient maximum value ρmax, work as ρmaxWhen being greater than unique wave crest of secure threshold, by ρmaxIt is corresponding
DataiFirst address be sent to data output buffering fifo module 3-1, the secure threshold be the pre-set numerical value of user,
Otherwise, it does not export buffering fifo module 3-1 to data and sends any data.ρmaxCorresponding sequence XkWith represent trigger condition
The similarity highest of Digital Discrete sequence Y, sequence XkCorresponding universal serial bus analogue data meets trigger condition.Trigger data is
Meet the address of the universal serial bus analogue data of trigger condition.
Fig. 3 is the schematic diagram of sequence truncation, and x (i) is intercepted into since i=0 to the sequence with discrete series Y equal lengths successively
Row.Such as, ρmaxCorresponding sequence is X2, then ρmaxCorresponding DataiAddress be 1,2,3, first address 1 is then sent to number by 1
According to output buffering fifo module 3-1.
Fig. 4 is a kind of structural schematic diagram of serial protocol triggering IP kernel in a particular application based on correlation coefficient threshold,
In figure M8 be AXI8 memory mapping type master ports, S8 be AXI8 memory mapping types from port, Cn is external signal terminal, X4 generations
Table PCI ExpressX4 links, programmable logic device use the chip with PCI Express stones, PCI Express to connect
Mouth mold block is mutually converted PCI Express buses and AXI bus datas, X4 link upper computer software control modules with
PCI Express interface modules are attached by PCI ExpressX4 links.PCI Express interface modules are by host computer
Software module controls.
Universal serial bus can select MIL-STD-1553B, USB, CAN, FlexRay, UART, Arinc-429, I2C, SPI.
Data source modules are controlled by PCI Express interface modules.
Serial protocol triggering IP kernel based on correlation coefficient threshold is written to AXI8 memory mapping types from port one
Data are handled, and after finding the bus data for meeting trigger condition, the first address for the bus data for meeting trigger condition is led to
It crosses AXI assembly lines bridge and PCI Express interface modules is sent to host computer.Serial protocol triggering based on correlation coefficient threshold
IP kernel module is controlled by PCI Express interface modules.
AXI assembly line bridges further enhance the throughput of back end storage system.
Upper computer software control module supports PCIe bus interface, upper computer software control module to pass through PCI Express
Interface module controls data source modules, a kind of serial protocol based on correlation coefficient threshold triggers IP kernel, obtains data source modules
What interior universal serial bus initial data and the serial protocol triggering IP kernel based on correlation coefficient threshold exported meets trigger condition
The first address of bus data, and the data that user configures in host computer are written to the serial protocol based on correlation coefficient threshold and are touched
Send out IP kernel module.Upper computer software control module matches threshold parameter, trigger condition to show bus data waveform
It sets, and shows triggering result.
Software for Design is divided into two parts, and a part is host computer application programming, and another part is in hard nucleus management device
Programming.
Host computer application program is responsible for configuring threshold value, trigger condition, show bus data waveform and triggering result.
On based on windows operating systems, development platform can select Visual Studio, CVI, Visual Studio softwares
Development language can select C, C++, C#, the development language of CVI softwares to select C language.
Software for Design is mainly based upon related coefficient algorithm to find the number of buses for meeting trigger condition in hard nucleus management device
According to.FPGA can select Xilinx series of products, and on based on windows operating systems, development platform can select Vivado,
Development language can select Verilog, VHDL.
Specific implementation mode three：Present embodiment is illustrated with reference to Fig. 2, the trigger data capture described in present embodiment
Method is the software realization by being embedded in specific implementation mode one in trigger data grabber 2, and this method includes following step
Suddenly：
Trigger condition generation step, the agreement triggering analysis for being selected according to user require to generate trigger condition, number
Discrete series Y is made of element y (n), and the value of y (n) is 0 or 1, (0≤n<N), wherein N is the length of Digital Discrete sequence Y；
Analog-to-digital conversion step is converted to the universal serial bus analogue data received for the threshold value according to user setting
Numerical data, when analogue data is greater than or equal to threshold value, numerical data sets 1, when analogue data is less than threshold value, numerical data
It sets to 0,
Wherein DataiFor i-th of analogue data, Threshold is the threshold value of user setting, M be receive it is serial total
The length of the analogue data sequence of line, xiFor transformed numerical data, a string of discrete series X, discrete series X are formed after conversion
It is made of element x (i), (0≤i<M), wherein M>N；
Sequence truncation step is obtained for x (i) to be intercepted into the sequence with discrete series Y equal lengths successively since i=0
To M-N+1 sequence Xk, wherein 1≤k≤(M-N+1), sequence XkIt is made of element x (i-k+1), (0≤i-k+1<N), XkIt indicates
K-th of sequence being truncated to；
Related coefficient calculates step, for calculating X one by onekWith discrete series Y correlation coefficient ρsk, n=i-k+1,
Trigger condition screening step, the correlation coefficient ρ for will obtainkData point be depicted as waveform, can from waveform
Intuitively to find related coefficient maximum value ρmax, work as ρmaxWhen being greater than unique wave crest of secure threshold, by ρmaxIt is corresponding
DataiFirst address be sent to data output buffering fifo module 3-1, the secure threshold be the pre-set numerical value of user,
Otherwise, it does not export buffering fifo module 3-1 to data and sends any data.
Claims (2)
1. a kind of IP kernel of the serial protocol triggering based on correlation coefficient threshold, which is characterized in that including input interface module
(1), trigger data grabber (2) and output interface module (3)；
Input interface module (1) includes AXI8 memory mapping types from port one (1-1) and data input buffer fifo module (1-
2)；
Output interface module (3) includes that data output buffers fifo module (3-1) and AXI8 memory mapping types from two (3- of port
2)；
AXI8 memory mapping types are electrically connected from port one (1-1) and data input buffer fifo module (1-2), data input
Buffer fifo module (1-2) output end connection trigger data grabber (2) input terminal, trigger data grabber (2) it is defeated
Outlet connects the input terminal of data output buffering fifo module (3-1), and data output buffers in fifo module (3-1) and AXI8
Mapping type is deposited to be electrically connected from port two (3-2)；
Trigger data grabber (2) is embedded in the trigger data trapping module of software realization, which includes with lower unit：
Trigger condition generation unit, the agreement triggering analysis for being selected according to user require to generate trigger condition, Digital Discrete
Sequence Y is made of element y (n), and the value of y (n) is 0 or 1,0≤n<N, wherein N are the length of Digital Discrete sequence Y；
The universal serial bus analogue data received is converted to number by AD conversion unit for the threshold value according to user setting
Data, when analogue data is greater than or equal to threshold value, numerical data sets 1, and when analogue data is less than threshold value, numerical data is set to 0,
Wherein DataiFor i-th of analogue data, Threshold is the threshold value of user setting, and M is the mould of the universal serial bus received
The length of quasi- data sequence, xiFor transformed numerical data, a string of discrete series X are formed after conversion, discrete series X is by element
X (i) is formed, 0≤i<M, wherein M>N；
Sequence truncation unit obtains M- for x (i) to be intercepted into the sequence with discrete series Y equal lengths successively since i=0
N+1 sequence Xk, wherein 1≤k≤(M-N+1), sequence XkIt is made of element x (i-k+1), 0≤i-k+1<N, XkExpression is truncated to
K-th of sequence；
Related coefficient computing unit, for calculating X one by onekWith discrete series Y correlation coefficient ρsk, n=i-k+1,
Trigger condition screening unit, the correlation coefficient ρ for will obtainkData point be depicted as waveform, correlation is found from waveform
Coefficient maximum value ρmax, work as ρmaxWhen being greater than unique wave crest of secure threshold, by ρmaxCorresponding DataiFirst address send
Buffering fifo module (3-1) is exported to data, the secure threshold is the pre-set numerical value of user, otherwise, not defeated to data
Go out to buffer fifo module (3-1) and sends any data.
2. trigger data catching method, which is characterized in that this approach includes the following steps：
Trigger condition generation step, the agreement triggering analysis for being selected according to user require to generate trigger condition, Digital Discrete
Sequence Y is made of element y (n), and the value of y (n) is 0 or 1,0≤n<N, wherein N are the length of Digital Discrete sequence Y；
The universal serial bus analogue data received is converted to number by analog-to-digital conversion step for the threshold value according to user setting
Data, when analogue data is greater than or equal to threshold value, numerical data sets 1, and when analogue data is less than threshold value, numerical data is set to 0,
Wherein DataiFor i-th of analogue data, Threshold is the threshold value of user setting, and M is the mould of the universal serial bus received
The length of quasi- data sequence, xiFor transformed numerical data, a string of discrete series X are formed after conversion, discrete series X is by element
X (i) is formed, 0≤i<M, wherein M>N；
Sequence truncation step obtains M- for x (i) to be intercepted into the sequence with discrete series Y equal lengths successively since i=0
N+1 sequence Xk, wherein 1≤k≤(M-N+1), sequence XkIt is made of element x (i-k+1), 0≤i-k+1<N, XkExpression is truncated to
K-th of sequence；
Related coefficient calculates step, for calculating X one by onekWith discrete series Y correlation coefficient ρsk, n=i-k+1,
Trigger condition screening step, the correlation coefficient ρ for will obtainkData point be depicted as waveform, correlation is found from waveform
Coefficient maximum value ρmax, work as ρmaxWhen being greater than unique wave crest of secure threshold, by ρmaxCorresponding DataiFirst address send
Buffering fifo module (3-1) is exported to data, the secure threshold is the pre-set numerical value of user, otherwise, not defeated to data
Go out to buffer fifo module (3-1) and sends any data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610187420.4A CN105893312B (en) | 2016-03-29 | 2016-03-29 | A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610187420.4A CN105893312B (en) | 2016-03-29 | 2016-03-29 | A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105893312A CN105893312A (en) | 2016-08-24 |
| CN105893312B true CN105893312B (en) | 2018-09-07 |
Family
ID=57014852
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610187420.4A Active CN105893312B (en) | 2016-03-29 | 2016-03-29 | A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105893312B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101826877A (en) * | 2010-05-14 | 2010-09-08 | 华为技术有限公司 | Multi-bit width data serial conversion device |
| CN101989244A (en) * | 2009-08-05 | 2011-03-23 | 华为技术有限公司 | Signal conversion device and method as well as communication equipment |
| CN103902481A (en) * | 2012-12-27 | 2014-07-02 | 北京华清瑞达科技有限公司 | AXI bus based memory control device and method |
| CN103995764A (en) * | 2014-05-21 | 2014-08-20 | 电子科技大学 | Logic analyzer with serial bus protocol continuous triggering function |
-
2016
- 2016-03-29 CN CN201610187420.4A patent/CN105893312B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101989244A (en) * | 2009-08-05 | 2011-03-23 | 华为技术有限公司 | Signal conversion device and method as well as communication equipment |
| CN101826877A (en) * | 2010-05-14 | 2010-09-08 | 华为技术有限公司 | Multi-bit width data serial conversion device |
| CN103902481A (en) * | 2012-12-27 | 2014-07-02 | 北京华清瑞达科技有限公司 | AXI bus based memory control device and method |
| CN103995764A (en) * | 2014-05-21 | 2014-08-20 | 电子科技大学 | Logic analyzer with serial bus protocol continuous triggering function |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105893312A (en) | 2016-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9495492B1 (en) | Implementing synchronous triggers for waveform capture in an FPGA prototyping system | |
| US8732650B2 (en) | Method and apparatus for versatile controllability and observability in prototype system | |
| US8914566B2 (en) | Managing interrupts | |
| US10261698B2 (en) | Systems and methods for hardware-based raid acceleration for variable-length and out-of-order transactions | |
| CN105893308B (en) | A kind of serial protocol triggering IP kernel and trigger data catching method based on combinational logic | |
| CN108920964B (en) | Reconfigurable hardware encryption and decryption method, system, computer equipment and storage medium | |
| WO2019168877A1 (en) | Method and apparatus for high speed data processing | |
| US8751744B2 (en) | Integrated circuit comprising trace logic and method for providing trace information | |
| CN105893312B (en) | A kind of serial protocol triggering IP kernel and trigger data catching method based on correlation coefficient threshold | |
| TWI604303B (en) | Inout/output expander chip and verification method therefor | |
| CN110959121B (en) | Logic analyzer for integrated circuit | |
| CN109977051A (en) | A kind of method and system based on GPIO expansion bus number of channels | |
| CN105871655B (en) | A kind of baud rate estimation IP kernel system applied to universal serial bus analysis instrument | |
| CN204515761U (en) | SOC (system on a chip) | |
| US10291415B2 (en) | Embedded extensible instrumentation bus | |
| CN111223283A (en) | Multi-path data classification type big data acquisition method | |
| CN104572515B (en) | Tracking module, method, system and on-chip system chip | |
| US8739090B1 (en) | Probe signal compression method and apparatus for hardware based verification platforms | |
| US7188277B2 (en) | Integrated circuit | |
| CN207853121U (en) | A kind of integrated interface standard connector | |
| TWI569138B (en) | Simulation device and hdd backplane verification system | |
| CN105676757B (en) | A kind of BAC monitoring system | |
| CN110413471A (en) | A kind of FPGA internal signal data capture method, system | |
| CN106547947B (en) | A kind of GPIO artificial circuit applied to ICE | |
| CN106899502A (en) | A kind of trigger signal Segment routing device and method for PXIe backboards |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |