CN105870165A - InAlN/GaN HEMT device comprising barrier layer with gradually varied components - Google Patents

InAlN/GaN HEMT device comprising barrier layer with gradually varied components Download PDF

Info

Publication number
CN105870165A
CN105870165A CN201610348582.1A CN201610348582A CN105870165A CN 105870165 A CN105870165 A CN 105870165A CN 201610348582 A CN201610348582 A CN 201610348582A CN 105870165 A CN105870165 A CN 105870165A
Authority
CN
China
Prior art keywords
layer
gan
inaln
barrier layer
hemt device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610348582.1A
Other languages
Chinese (zh)
Inventor
任舰
顾晓峰
闫大为
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangnan University
Original Assignee
Jiangnan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangnan University filed Critical Jiangnan University
Priority to CN201610348582.1A priority Critical patent/CN105870165A/en
Publication of CN105870165A publication Critical patent/CN105870165A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/207Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention disclsoes an InAlN/GaN HEMT device comprising a barrier layer with gradually varied components. The device comprises a GaN nucleating layer, a GaN buffer layer, an AlN insertion layer, the InAlN barrier layer with gradually varied In components, a GaN cap layer, a SiN passivation layer, a grid electrode, a source electrode and a drain electrode sequentially formed on a substrate material, wherein the grid electrode, the source electrode and the drain electrode are formed on the SiN passivation layer. The InAlN/GaN HEMT device is characterized in that the In0.17Al0.83N barrier at the bottom layer and a GaN material form lattice matching, the concentration of two-dimensional electron gas generated due to a polarization effect is increased by increasing the In components layer by layer, and the saturation current and output power of the device are increased. Linear dislocation between heterogenous interfaces is reduced, an inverse piezoelectric effect is inhibited, and the electrical property of the InAlN/GaN HEMT device is effectively improved.

Description

A kind of InAlN/GaN HEMT device of barrier layer content gradually variational
Technical field
The present invention relates to semiconductor power device and manufacture field, particularly relate to the InAlN/GaN of a kind of barrier layer content gradually variational HEMT device.
Background technology
Compared with conventional narrow bandgap semiconductor, the broad stopband III nitride semiconductor with GaN as representative have high breakdown electric field, The electrology characteristic that high electron saturation velocities and high thermal stability etc. are superior.Especially piezoelectricity is significant with spontaneous polarization effect AlGaN/GaN hetero-junctions, can be the core texture of HEMT at the two-dimensional electron gas (2DEG) of interface induction high concentration. At present, the cut-off frequency of the AlGaN/GaN HEMT reported is more than 100GHz, and peak power output is close to 10W/mm. But, owing to there is lattice mismatch between AlGaN and GaN bi-material, the substantial amounts of line that can introduce during Material growth Property dislocation, causes element leakage flow ratio theoretical value much larger.A lot of for AlGaN/GaN HEMT gate reverse leakage current electric current Research is pointed out, the linear dislocation between heterogeneous interface is the dominant transport passage of its leakage current.In addition, draw because of lattice mismatch The inverse piezoelectric effect risen is also considered as causing the main cause of the many integrity problems of AlGaN/GaN HEMT.Therefore, reduce Linear dislocation and suppression even elimination barrier layer inverse piezoelectric effect that heterogeneous interface is formed are particularly significant to improving device performance.
At present, maximally effective a kind of solution is the In of direct growth Lattice Matching therewith on GaN epitaxy sheet0.17Al0.83N Barrier layer.Although not having piezoelectric polarization effect, its strong spontaneous polarization also is able to induce substantial amounts of 2DEG at heterogeneous interface, it is provided that Bigger saturation current and output.But, research shows that the change of abarrier layer material component can significantly affect heterogeneous interface and lure The 2DEG concentration sent out.And the height of 2DEG concentration directly affects saturation current and the height of output forming device.And Barrier layer In component is fixed as 0.17 by the Lattice Matching structure that component is fixed, and the 2DEG concentration that this component obtains not is the highest. It is obvious that in order to realize Lattice Matching, component is fixed Lattice Matching structure and is failed to reach in terms of the part electric property of device Good.
The purpose of the present invention is aiming at the deficiency in prior art, it is provided that the InAlN/GaN of a kind of barrier layer content gradually variational HEMT device.Realize bottom In0.17Al0.83N potential barrier forms linear dislocation with GaN material Lattice Matching, minimizing heterogeneous interface While suppression inverse piezoelectric effect, by improving the In component of other layer of potential barrier, strengthen the 2DEG that spontaneous polarization effect produces Concentration, improves saturation current and the output of device.This device architecture reduces the linear dislocation of heterogeneous interface formation and suppresses inverse While piezoelectric effect, improve saturation current and the output of device.Not only allow for the reliability of device, promote simultaneously The electric property of device.
Summary of the invention
The deficiency existed in view of prior art, the purpose of the present invention aims to provide the InAlN/GaN of a kind of barrier layer content gradually variational HEMT device, this device uses bottom In0.17Al0.83N potential barrier and GaN material realize Lattice Matching, by being gradually increased gesture Barrier layer In component, increases the 2DEG concentration that polarity effect produces, and improves saturation current and the output of device.
The present invention is achieved through the following technical solutions:
For reaching above-mentioned purpose, the invention provides the InAlN/GaN HEMT device of a kind of barrier layer content gradually variational, mainly wrap Include the GaN nucleating layer sequentially formed on backing material, GaN cushion, AlN interposed layer, In content gradually variational InAlN barrier layer, GaN cap, passivation layer and the grid, source electrode and the drain electrode that are formed on it.In this structure, backing material is Si, SiC, blue Gem or GaN;GaN nucleating layer thickness is 30nm;GaN cushion is involuntary doping, and thickness is 3 μm;AlN inserts Entering layer thickness is 5nm;InAlN potential barrier is divided into 3-6 layer, every layer thickness to be 2-5nm.Bottom potential barrier In component is 0.17, with GaN realizes Lattice Matching, and remaining barrier layer In component is gradually increased, and top layer component is not less than 0.32, such as: 0.17, and 0.20, 0.23,0.26,0.29,0.32;GaN cap thickness is 2nm;Passivation layer is SiN, SiO2, or Si3N4, thickness is 150nm;Source electrode and drain electrode use Ti/Al/Ti/Au for metal ohmic contact, and thickness is respectively 30nm, 120nm, 50nm, 100nm;Gate metal uses Ni/Au, and thickness is respectively 50nm, 300nm;
The InAlN/GaN HEMT device of this barrier layer content gradually variational that the present invention provides, bottom In0.17Al0.83N potential barrier with GaN material realizes Lattice Matching, the linear dislocation that effectively during minimizing Material growth, heterogeneous interface is formed, and inhibits different simultaneously The inverse piezoelectric effect of matter interface.Under the reliability premise ensureing device, by gradually changing the component of barrier layer In, enter one Step improves saturation current and the output of device.The present invention is for the preparation of GaN base HEMT device and improves its electricity Performance has great importance.
Accompanying drawing explanation
Fig. 1 is the Rotating fields schematic diagram of the InAlN/GaN HEMT device of barrier layer content gradually variational of the present invention;
Fig. 2 be barrier layer component fixing the Rotating fields schematic diagram of InAlN/GaN HEMT device;
Fig. 3 is the I of the fixing two kinds of InAlN/GaN HEMT device of barrier layer content gradually variational and componentd-VgCurve;
Fig. 4 is the I of the fixing two kinds of InAlN/GaN HEMT device of barrier layer content gradually variational and componentd-VdCurve.
Detailed description of the invention
With embodiment, technical scheme is further described below in conjunction with the accompanying drawings.
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and referring to the drawings, The present invention is described in more detail.
The InAlN/GaN HEMT device of this barrier layer content gradually variational that the present invention provides, sequentially forms including on backing material GaN nucleating layer, GaN cushion, AlN interposed layer, In content gradually variational InAlN barrier layer, GaN cap, passivation layer And grid, source electrode and the drain electrode formed on it.
The InAlN/GaN HEMT device Rotating fields schematic diagram of barrier layer content gradually variational is as shown in Figure 1.Backing material is Si, SiC, Sapphire or GaN;GaN nucleating layer thickness is 30nm;GaN cushion is involuntary doping, and thickness is 3 μm;AlN Interposed layer thickness is 5nm;InAlN potential barrier is divided into 3-6 layer, every layer thickness to be 2-5nm.Bottom potential barrier In component is 0.17, Realizing Lattice Matching with GaN, remaining barrier layer In component is gradually increased, and top layer component is not less than 0.32, such as: 0.17, 0.20,0.23,0.26,0.29,0.32;GaN cap thickness is 2nm;Passivation layer is SiN, SiO2, or Si3N4, thick Degree is 150nm;Source electrode and drain electrode use Ti/Al/Ti/Au for metal ohmic contact, and thickness is respectively 30nm, 120nm, 50nm, 100nm;Gate metal uses Ni/Au, and thickness is respectively 50nm, 300nm;The InAlN/GaN that barrier layer component is fixing HEMT device Rotating fields schematic diagram is as in figure 2 it is shown, its barrier layer In component is fixed, and thickness is 30nm.Preparation process is for adopting On backing material, GaN nucleating layer is progressively grown by metal-organic chemical vapor deposition equipment method, GaN cushion, AlN interposed layer, In content gradually variational InAlN barrier layer, GaN cap, define electrode structure by photoetching process and electron beam evaporation process, finally Growth of passivation layer reduces the horizontal leakage current in surface.It should be noted that the change of the In component of barrier layer and thickness is to 2DEG Concentration tool have a certain impact.Along with barrier layer In component and thickness increase, the 2DEG concentration of polarity effect induction is the most continuous Increase.But, if component is excessive, then can cause barrier layer strain relaxation, make the material behavior of hetero-junctions deteriorate.Therefore, originally The component of invention barrier layer and thickness need to control respectively in the range of less than 0.32 with less than 30nm.In addition, barrier layer Component and THICKNESS CONTROL are obtained in that higher 2DEG mobility value.This is owing to can draw when barrier layer component and thickness increase Play the increase of 2DEG density, distribution narrow and cause various scattering process to change closer to heterogeneous interface, can reduce on the contrary 2DEG concentration.Under similarity condition, compared to the InAlN/GaN HEMT device that component is fixing, the barrier layer that the present invention proposes Content gradually variational InAlN/GaN HEMT has bigger saturation current, its output higher (as shown in Figures 3 and 4).
The present invention uses bottom In0.17Al0.83N potential barrier and GaN material realize Lattice Matching, by being gradually increased barrier layer In group Point, strengthen the 2DEG concentration of the spontaneous polarization effect induction of heterogeneous interface, improve saturation current and output, it is achieved Lifting to InAlN/GaN HEMT electric property.Thus, this structure contribute to GaN base power device preparation and The lifting of electric property.For AlGaN/GaN HEMT device, the linear dislocation of heterogeneous interface that lattice mismatch causes and inverse piezoelectricity Effect is to reliability when having a strong impact on its work.And achieve the In of Lattice Matching0.17Al0.83N/GaN HEMT, due to In Component is fixed on 0.17, and its electric property also has the space promoted further.The present invention is by using bottom In0.17Al0.83N gesture Build and realize Lattice Matching, by being gradually increased barrier layer In component with GaN material, it is achieved that to InAlN/GaN HEMT electricity Learn the further lifting of performance.Meanwhile, control every layer of In change of component less, reduce the linear dislocation formed between barrier layer and Suppression inverse piezoelectric effect, by controlling barrier layer In component and barrier layer thickness respectively, it is thus achieved that optimal electric property.Compared to Prior art, there is advantages that under the reliability premise ensureing device, by gradually changing barrier layer In Component, further increase saturation current and the output of device.
Finally illustrating, above example is only in order to illustrate technical scheme and unrestricted, although with reference to preferably implementing The present invention has been described in detail by example, it will be understood by those within the art that, can enter technical scheme Row amendment or equivalent, without deviating from objective and the scope of technical solution of the present invention, it all should contain the right in the present invention In the middle of claimed range.

Claims (5)

1. the InAlN/GaN HEMT device of a barrier layer content gradually variational, it is characterised in that: this device includes backing material On the GaN nucleating layer that sequentially forms, GaN cushion, AlN interposed layer, In content gradually variational InAlN barrier layer, GaN cap Layer, passivation layer and the grid, source electrode and the drain electrode that are formed on it.
The InAlN/GaN HEMT device of barrier layer content gradually variational the most according to claim 1, it is characterised in that institute Stating backing material is Si, SiC, sapphire or GaN.
The InAlN/GaN HEMT device of barrier layer content gradually variational the most according to claim 1, it is characterised in that InAlN Potential barrier is divided into 3-6 layer, every layer thickness to be 2-5nm, and gross thickness is in the range of 18nm-30nm.
The InAlN/GaN HEMT device of barrier layer content gradually variational the most according to claim 1, it is characterised in that the end Layer potential barrier In component is 0.17, it is achieved with the Lattice Matching of GaN, remaining barrier layer In component is gradually increased, and top layer component is not Less than 0.32, such as: 0.17,0.20,0.23,0.26,0.29,0.32.
The InAlN/GaN HEMT device of barrier layer content gradually variational the most according to claim 1, it is characterised in that institute Stating passivation layer is SiN, SiO2, or Si3N4
CN201610348582.1A 2016-05-24 2016-05-24 InAlN/GaN HEMT device comprising barrier layer with gradually varied components Pending CN105870165A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610348582.1A CN105870165A (en) 2016-05-24 2016-05-24 InAlN/GaN HEMT device comprising barrier layer with gradually varied components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610348582.1A CN105870165A (en) 2016-05-24 2016-05-24 InAlN/GaN HEMT device comprising barrier layer with gradually varied components

Publications (1)

Publication Number Publication Date
CN105870165A true CN105870165A (en) 2016-08-17

Family

ID=56635816

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610348582.1A Pending CN105870165A (en) 2016-05-24 2016-05-24 InAlN/GaN HEMT device comprising barrier layer with gradually varied components

Country Status (1)

Country Link
CN (1) CN105870165A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107123668A (en) * 2017-04-12 2017-09-01 西安电子科技大学 A kind of InAs/AlSb HEMT epitaxial structures and preparation method thereof
CN111755510A (en) * 2019-03-26 2020-10-09 苏州捷芯威半导体有限公司 Semiconductor device and preparation method thereof
CN113053748A (en) * 2021-03-12 2021-06-29 浙江大学 GaN device and preparation method
CN115394842A (en) * 2022-05-16 2022-11-25 山东大学 InAlN/GaN HEMT with high power gain cut-off frequency and preparation method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101140947A (en) * 2006-09-06 2008-03-12 中国科学院半导体研究所 Gallium nitride radical heterojunction field effect transistor structure and method for making the same
US20110049570A1 (en) * 2009-08-28 2011-03-03 Ngk Insulators, Ltd. Epitaxial substrate for semiconductor device, semiconductor device, and method of manufacturing epitaxial substrate for semiconductor device
CN103346068A (en) * 2013-07-11 2013-10-09 中国科学院半导体研究所 Method for preparing high In component AlInN thin film
CN205666237U (en) * 2016-05-24 2016-10-26 江南大学 InAlNGaN HEMT device of barrier layer component gradual change

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101140947A (en) * 2006-09-06 2008-03-12 中国科学院半导体研究所 Gallium nitride radical heterojunction field effect transistor structure and method for making the same
US20110049570A1 (en) * 2009-08-28 2011-03-03 Ngk Insulators, Ltd. Epitaxial substrate for semiconductor device, semiconductor device, and method of manufacturing epitaxial substrate for semiconductor device
CN103346068A (en) * 2013-07-11 2013-10-09 中国科学院半导体研究所 Method for preparing high In component AlInN thin film
CN205666237U (en) * 2016-05-24 2016-10-26 江南大学 InAlNGaN HEMT device of barrier layer component gradual change

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107123668A (en) * 2017-04-12 2017-09-01 西安电子科技大学 A kind of InAs/AlSb HEMT epitaxial structures and preparation method thereof
CN107123668B (en) * 2017-04-12 2019-12-13 西安电子科技大学 InAs/AlSb HEMT epitaxial structure and preparation method thereof
CN111755510A (en) * 2019-03-26 2020-10-09 苏州捷芯威半导体有限公司 Semiconductor device and preparation method thereof
CN111755510B (en) * 2019-03-26 2024-04-12 苏州捷芯威半导体有限公司 Semiconductor device and preparation method thereof
CN113053748A (en) * 2021-03-12 2021-06-29 浙江大学 GaN device and preparation method
CN115394842A (en) * 2022-05-16 2022-11-25 山东大学 InAlN/GaN HEMT with high power gain cut-off frequency and preparation method thereof

Similar Documents

Publication Publication Date Title
JP6732131B2 (en) Semiconductor device and method of designing semiconductor device
JP5564842B2 (en) Semiconductor device
JP5742072B2 (en) Semiconductor device and manufacturing method thereof
TW201232779A (en) Enhancement-mode transistor and fabrication method thereof
WO2015008430A1 (en) Semiconductor device
US20130256681A1 (en) Group iii nitride-based high electron mobility transistor
CN105206664B (en) HEMT device and its manufacturing method based on silicon substrate
CN105870165A (en) InAlN/GaN HEMT device comprising barrier layer with gradually varied components
CN104916679A (en) Semiconductor device
CN108400170A (en) The manufacturing method of semiconductor devices and semiconductor devices
JP2009099774A (en) Hetero-junction field effect transistor
CN110021661A (en) Semiconductor devices and preparation method thereof
CN108878524B (en) Gallium nitride-based high electron mobility transistor
TW201709513A (en) Semiconductor device and method of fabrication the same
CN102856374A (en) GaN enhanced MIS-HFET device and preparation method of same
CN108598149A (en) A kind of GaN base HEMT device
TW202228285A (en) Normally-off device and manufacturing method therefor
CN106206309A (en) Secondary epitaxy p-type nitride realizes method and enhancement mode HEMT of enhancement mode HEMT
CN205666237U (en) InAlNGaN HEMT device of barrier layer component gradual change
CN111081763B (en) Normally-off HEMT device with honeycomb groove barrier layer structure below field plate and preparation method thereof
JP7024073B2 (en) High electron mobility transistor with boron nitride alloy intermediate layer and manufacturing method
CN110444599A (en) GaN base heterojunction field effect transistor and its manufacturing method
CN107706238B (en) HEMT device and manufacturing method thereof
CN105826369A (en) Novel enhanced III-V heterojunction field effect transistor
CN110970499A (en) GaN-based transverse super junction device and manufacturing method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160817

RJ01 Rejection of invention patent application after publication