CN105845001B - Multiple electrode array Simulation Experimental Platform based on FPGA - Google Patents
Multiple electrode array Simulation Experimental Platform based on FPGA Download PDFInfo
- Publication number
- CN105845001B CN105845001B CN201510760952.8A CN201510760952A CN105845001B CN 105845001 B CN105845001 B CN 105845001B CN 201510760952 A CN201510760952 A CN 201510760952A CN 105845001 B CN105845001 B CN 105845001B
- Authority
- CN
- China
- Prior art keywords
- neuron
- module
- signal
- fpga
- stn
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09B—EDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
- G09B23/00—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes
- G09B23/06—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics
- G09B23/18—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09B—EDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
- G09B23/00—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes
- G09B23/28—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for medicine
Abstract
The present invention provides a kind of multiple electrode array Simulation Experimental Platform based on FPGA, which includes FPGA development board and host computer two parts, this two parts is connected with each other by USB interface.Wherein FPGA development board is used to realize that STN neural network model and multiple electrode array algorithm, host computer are communicated using the design upper computer software interface LabVIEW and with FPGA development board.Effect of the invention is to realize multiple electrode array to the multi-point synchronous recording of the field potential of neuroid as the FPGA neuron network experimental platform without zoopery, based on high-speed computation of biological neural network, and can guarantee the consistency with true biological neuron in time scale.The platform is that the discharge mechanism for studying subthalamic nuclei STN core group and multiple electrode array provide the visual research platform for being more nearly actual nerve network, has important practical value to the research and treatment of a variety of neurological diseases including Parkinson's disease.
Description
Technical field
The present invention relates to biomedical engineering technology, especially a kind of multiple electrode array emulation experiment based on FPGA is flat
Platform.
Background technique
Along with the development of economic society, the problem of an aging population is on the rise, parkinsonism, alzheimer's disease, insane
The disease incidence of the mental diseases such as epilepsy increases therewith, however current adjuvant treatment technology is still very limited.Further detection
Facilitate the function that people give farther insight into nervous system with the respondent behavior of observation nervous system, and then more in depth
Understand the pathogenesis of a variety of neurological diseases, this is of great significance to the diagnosing and treating of neurological disease.Multiple electrode array because
Its long-time for capableing of Noninvasive, more site primers and the discharge activities for recording multiple neurons or tissue in vivo or in vitro,
And there is very high spatial and temporal resolution, thus be widely used in fundamental biological knowledge and medical diagnosis.
In human brain the major function of basal nuclei be motion control, conscious activity adjust, while it also participates in memory, learn and
The advanced cognitive function such as emotion.The lesion of basal nuclei can lead to multi-motion and cognitive disorder, including parkinsonism.Basal nuclei area
Domain mainly include (Globus Pallidus externa, GPe) on the outside of globus pallidus, on the inside of globus pallidus (Globus Pallidus,
) and subthalamic nuclei (Subthalamic nucleus, STN) three parts GPi.At present to main in the research of parkinsonism and treatment
If the bioelectrical activity of detection and stimulation STN neuron, therefore it is raw to STN neuron electricity to design multiple electrode array emulation platform
Managing movable detection and stimulation has important researching value.
So far, to the research of the multiple electrode array mainly multiple electrode array with Tissue Culture Dish or based on software
Simulate multiple electrode array.They all have certain limitation, such as the plane multiple electrode array with Tissue Culture Dish exists carefully
The problems such as gap of born of the same parents' migration, cell and substrate is difficult to control, this greatly reduces the measurement accuracy of electrode.It is mostly based on
The research of software simulation multiple electrode array is all to lay particular emphasis on the calculation method of eucaryotic cell structure and extracellular potential, and software is simulated
There is non real-time nature in multiple electrode array.
Field programmable gate array (Field Programmable Gate Array, FPGA) technology is with biological neural
System is that the application in the computational neuroscience field of object is gradually taken seriously.Relative to Analogue ASIC's flexibility
The disadvantages of difference, the development cycle is long, the FPGA of parallel computation have that small in size, the speed of service is fast, the design cycle is short, development cost
The features such as low, low in energy consumption, flexible in programming and repeatable configuration utilize.The operation and characteristic of neuron and network are carried out using FPGA
, it can be achieved that running under actual time scale, operation efficiency is high for analysis, and convenient for application, and integrated level is high, in neuroid spy
Journal of Sex Research, bionics, intelligence system and neurotherapeutic etc. have broad application prospects, therefore FPGA is to realize mind
Ideal chose through meta-model and multiple electrode array algorithm.
Existing technology is also in foundation phase, and there are still following disadvantages: the multiple electrode array based on FPGA there is no to emulate
Experiment porch, hard-wired neural network model is relatively simple for structure, and practical application value is lower；Man-machine interface is not yet complete
It is kind therefore relatively difficult to the Operations Analyst of FPGA hardware neuroid.
Summary of the invention
Deficiency present in view of the above technology, it is imitative that the object of the present invention is to provide a kind of multiple electrode arrays based on FPGA
True experiment platform constructs STN neuroid and realizes multiple electrode array algorithm, in favor of detection and research STN neuron
Bioelectrical activity, host computer are received the data that FPGA epineural metanetwork model and multiple electrode array upload by USB, seen in real time
Examine the influence of Neural spike train behavior He its electric signal surveyed to electrode.
To achieve the above object, the technical solution adopted by the present invention is that providing a kind of multiple electrode array emulation based on FPGA
Experiment porch, in which: the experiment porch includes FPGA development board and host computer two parts interconnected, in FPGA development board
It is integrated with subthalamic nuclei STN neural network model and multiple electrode array, host computer uses LabVIEW graphic programming host computer
Software interface is simultaneously communicated with FPGA development board.
Effect of the invention is the modeling that the Simulation Experimental Platform realizes complicated STN neuroid, and devising can
Depending on changing man-machine interface, the flexibility and ease for operation of system are improved, can be reached with true biological neuron in time scale
It is upper consistent；The platform is provided and is more nearly very for the realization of basal nuclei STN neural network and the testing principle of multiple electrode array
The visual research platform of real neural network has important reality to the research and treatment of a variety of diseases including parkinsonism
With value.FPGA multiple electrode array Simulation Experimental Platform based on concurrent operation is without carrying out zoopery, and the platform is in China
Or even the sciemtifec and technical sphere in a forward position is belonged in world wide.The design innovation proposes the multiple electrode array based on FPGA
Simulation Experimental Platform has following advantage:
1, designed neuroid simulation model can be realized one with true biological neuron in time scale
Cause property.
2, between single unit discharge and electrode measurement signal the research of quantitative relationship provide it is quicker, portable
Hardware test platform.
3, in the present invention, key parameter, synaptic connection strengths and the electrod-array distributed architecture sum number of neuron models
Amount can realize the various characteristics using allocation of computer experimental facilities by upper computer software interface configurations.
4, the design at upper computer software interface enables network discharge condition and the surveyed electric signal of electrode intuitively to show
Show, handle and analyze convenient for follow-up data, is provided preferably to treat the research of a variety of diseases including parkinsonism
Visualization Platform.
Detailed description of the invention
Fig. 1 is FPGA hardware experiment porch structural schematic diagram of the invention；
Fig. 2 is STN stream of neuron line data model of the invention；
Fig. 3 is synaptic currents generation module of the invention；
Fig. 4 is mirrored storage register module of the invention；
Fig. 5 is multiple electrode array module of the invention；
Fig. 6 is upper computer software interface schematic diagram of the invention.
In figure:
2. host computer of 1.FPGA development board, 3. subthalamic nuclei STN neural network model, 4. multiple electrode array modules 5. are upper
At the beginning of 7. input data bus of machine software interface 6.STN stream of neuron line data model, 8. output data bus 9.USB interface 10.
It is worth 11. initial value signal of module, 12. synaptic currents generation module, 13. synaptic currents signal, 14. membrane voltage register module, 15. electric current
16. electrode measurement sign register module 17. neuron membrane voltage signal, 18. neuron current signals 19. of register module are defeated
Enter the additional 23. pipelined data path 24.STN nerve of stimulated current of 20. selector of data-signal, 21. electrode measurement signal 22.
First 25. synaptic currents logical operation module of Synaptic junction matrix, 26. electrode and each 27. multiple electrode array of neuron distance matrix are calculated
28. neuron membrane voltage waveform of method logical operation module shows that 29. electrode measurement signal waveforms show 30. upper computer software interfaces
Parameter setting part
Specific embodiment
The multiple electrode array Simulation Experimental Platform structure to of the invention based on FPGA is illustrated with reference to the accompanying drawing.
The design philosophy of multiple electrode array Simulation Experimental Platform based on FPGA of the invention is to establish on FPGA first
STN neural network model；Then multiple electrode array algorithm is realized in design on FPGA, and is had independently of neural network model
Foreign current stimulation be applied to model, by the discharge mode of stimulation change STN neuroid, detection and analysis difference put
The output signal of multiple electrode array under power mode；Upper computer software interface is finally designed, ginseng can be set in upper computer software interface
It counts and passes through input data bus and be transferred to FPGA, realize the configuration to network initial state, model parameter and coupled structure,
Different parameters can change the flash-over characteristic of STN core group neuron, while dummy electrodes and each neuron also can be set
Distance reaches local field potentials signal caused by detection different loci Neural spike train activity.Finally neuroid in FPGA
The dynamic data of electric discharge dynamic data and multiple electrode array record uploads to host computer, realizes waveform at upper computer software interface
Display is in order to observe and analyze.The experiment porch includes FPGA development board and host computer two parts interconnected.Wherein
FPGA development board is used to realize that STN neural network model and multiple electrode array algorithm, host computer are used to design upper computer software
Interface is simultaneously communicated with FPGA development board.
STN neuron is built using pipelining in FPGA, completes complex logic operation substep, thus in resource
The handling capacity of system is improved in limited situation.The thought of assembly line is actually to be divided into a calculating process using delay
Several subprocess, within a clock cycle, each subprocess handle different neurons, different conditions moment respectively simultaneously
Data, model data intersection save in a shift register, and as clock shifts.In a neuron data path, stream
The series P of waterline is equal with neuron number N, can realize the operation of N number of neuron in this way.Coupling between different neurons
Effect is realized that the generation of synaptic currents depends on coupled structure and presynaptic membrane current potential again by synaptic currents.Coupled structure is by dashing forward
Touching connection matrix indicates, the difference and Synaptic junction of the film potential of the film potential and postsynaptic neuron of presynaptic each neuron
Matrix carries out multiplying, the synaptic currents input of available postsynaptic neuron.The film potential of presynaptic each neuron
Be calculated by pipeline data model, be stored in the BRAM of FPGA by the method for mirrored storage, Synaptic junction matrix by
The storage of peripheral hardware register, when calculating, synchronize calling, can be realized in STN neural network model in this way between each neuron
Coupling.
The multiple electrode array: multiple electrode array is to be arranged in lattice-like multiple electrodes, can detect multiple sites simultaneously
On extracellular field potential.The extracellular field potential is determined by the conductivity of intracellular current source and extracellular medium, according to one
Fixed algorithm can simulate the generation of extracellular field potential, i.e. the detection signal of simulation electrode output, algorithm is known as multi-electrode
Array algorithm can be used hardware description language and design realization in FPGA, be configured by reception by the data that host computer transmits
Site of the Different electrodes in STN neuroid.True multiple electrode array in addition to having the function of detecting extracellular field potential,
Also has the function of stimulated current.The foreign current stimulation that the present invention will be independent of neural network model is applied to model, so
The tracer signal of the FPGA multiple electrode array realized is passed through into USB transmission to host computer afterwards, necessary processing and analysis is carried out, obtains
To the changing rule of the neural network model difference field potential under the outer plus stimulated current of distinct pulse widths, frequency and amplitude, it is
Optimal stimulation mode is found out in disease treatment.
The upper computer software interface: upper computer software interface by NI company LabVIEW (Laboratory Virtual
Instrument Engineering Workbench, laboratory virtual instrument engineering platform) software design realization.LabVIEW
Instrument controlling function abundant is provided, supports virtual instrument framework VISA (Virtual Instrument Software
), Architecture VISA is completely integrated with the communication function with many hardware.FPGA development board by USB device with it is upper
Position machine is connected, and host computer LabVIEW software interface can continuously be received from FPGA development board USB interface by " VISA reading "
The dynamic data that the STN neural network model and multiple electrode array module arithmetic of upload obtain, in the software interface of host computer
The upper real-time waveform of progress is shown, while parameter can be arranged at upper computer software interface and be input data by " VISA write-in "
The distance parameter of neural network model parameter and electrode and each neuron is configured in FPGA.Due to connection FPGA exploitation
The USB of plate and host computer is universal serial bus, cannot be written and read simultaneously, therefore VISA is read and VISA write-in cannot be held simultaneously
Row.Since LabVIEW is designed using visual graphic language, development process is convenient intuitive, simplifies human-computer interaction interface
It realizes, enhances the reliability and ease for use of program.
Multiple electrode array Simulation Experimental Platform based on FPGA of the invention is by FPGA development board 1 interconnected and upper
2 two parts of machine composition.Subthalamic nuclei STN neural network model 3 and multiple electrode array mould are wherein integrated in FPGA development board 1
Block 4, FPGA development board 1 are used to realize that STN neural network model 3 and multiple electrode array module 4, host computer 2 are used to realize
Position machine software interface 5 is simultaneously communicated with FPGA development board 1.It is illustrated below:
Subthalamic nuclei STN neural network model 3
As shown in Figure 1, being designed to hardware experiment platform system, using the Stratix of Altera high-performance low-power-consumption
III EP3SL150F1152C2N model FPGA development board 1 is carried out visual using the developing instrument DSP Builder in Matlab
Change graphical programming.It is built after Euler method discretization with DSP Builder according to the mathematical model that STN neuronal kernel is rolled into a ball
The pipeline data model 6 of STN neuron, and compile and download in FPGA development board 1.On STN neural network model 3 receives
Position machine software interface 5 is transmitted to the initial value signal 11 of Initial Value module 10 and additional stimulated current signal 22 carries out operation, and operation produces
Raw film potential signal 17 and neuron current signal 18 are stored using mirrored storage method into corresponding registers, film potential letter
Numbers 17, which pass upper computer software interface 5 back, carries out observation processing；In 1 epithalamus bottom core STN neural network model 3 of FPGA development board
It is connected between each neuron by Synaptic junction matrix 24 to simulate intercoupling between actual nerve member；As shown in Fig. 2,
STN stream of neuron line data model 6 has five pipelined data paths 23, mainly by addition and subtraction, multiplication, look-up table, displacement
The modules such as register composition, according to neuroid scale design pipeline depth.According to the structure of FPGA, with QUARTUS
The conversion and compiling of II software realization hardware description language are downloaded in FPGA and are realized.By STN stream of neuron line data model 6
The film potential signal 17 and neuron current signal 18 for the neuron that operation obtains twice in succession are stored respectively using mirrored storage
Into two groups of BRAM of FPGA, STN stream of neuron line data model 6 receives initial value signal 11, additional stimulated current signal 22
Input with synaptic currents signal 13 as STN stream of neuron line data model 6 carries out calculation process, by neuron flowing water
The film potential signal 17 for the neuron that 6 operation of line data model generates is input to 1 internal membrane voltage register mould of FPGA development board
Block 14 stores, to be called in synaptic currents generation module 12；Neuron current signal 18 is input in FPGA development board 1
Portion's electric current register module 15 stores, to be called in multiple electrode array module 4.
After STN neural network model is put up, the coupled relation between them is established, the coupling between them is made
It is realized with by synaptic currents signal 13, and synaptic currents are determined by coupled structure and presynaptic membrane electric potential signal 17.Such as Fig. 3 institute
Show, synaptic currents generation module 12 includes that neuronal synapse is of coupled connections matrix 24 and synaptic currents logical operation module 25, coupling
Closing structure is indicated that Synaptic junction matrix 24 designs direct storage by upper computer software QUARTUS II by Synaptic junction matrix 24
Into the register SRAM of FPGA development board 1.Due to needing to calculate synaptic currents, it is possible to use one on other any neurons
The film potential information of step will result in calculating mistake if the film potential information used has been updated.Therefore, to film potential
Mirrored storage is taken in the storage of information, i.e., the value of two steps calculating before and after same variable is stored using two groups of memories, respectively to two
Group memory is read and writen operation, after the completion of a step calculates, the two location swap.Using mirrored storage structure, information
Update not will lead to original information capped, and simple location swap also saves data copy operation after the completion of calculating
Time.In order to save hardware resource and accelerate arithmetic speed, data carry out operation using fixed-point number form.Synaptic currents generate mould
Synchronization call is stored in the Synaptic junction square of membrane potential of neurons signal 17 and storage in sram in BRAM when block 12 calculates
Battle array 24, the film potential signal 17 and Synaptic junction matrix 24 of presynaptic each neuron pass through synaptic currents logical operation module 25
It calculates, obtains the synaptic currents signal 13 of input postsynaptic neuron.Subthalamic nuclei STN neuroid mould can be realized in this way
Each neuron coupled relation in type 3.
The Initial Value module 10 of neural network model is common by signal feeding module, constant value module and multiplexing module
It completes.Initial Value module 10 is transmitted by the reception of input data bus 7 inside FPGA development board 1 by upper computer software interface 5
Data, the configuration of initial parameter is carried out to STN stream of neuron line data model 6, and Initial Value module 10 is soft by receiving host computer
The different parameters that part interface 5 assigns, can make subthalamic nuclei STN neural network model 3 show different electric discharges in operation
Mode.
As shown in figure 4, membrane voltage register module 14 receives the mind that 6 operation of STN stream of neuron line data model generates
Film potential signal 17 through member is simultaneously stored；Electric current register module 15 receives 6 operation of STN stream of neuron line data model
The neuron current signal 18 of generation is simultaneously stored；Electrode measurement sign register module 16 receives multiple electrode array module 4
The electrode measurement signal 21 of operation generation is simultaneously stored；The film potential signal 17 and electrode measurement signal 21 of neuron pass through defeated
Data/address bus 8 is transferred to host computer out, for being observed and being analyzed at upper computer software interface 5.
Multiple electrode array module 4
As shown in figure 5, multiple electrode array module 4 uses hardware description language according to multiple electrode array arithmetic programming, and compile
It translates to download in FPGA development board 1 and realize, multiple electrode array module 4 receives total by input data by upper computer software interface 5
The electrode and each neuron distance matrix 26 that line 7 transmits, to configure site of the Different electrodes in STN neuroid.By
The storage of electrode measurement signal 21 that 4 operation of multiple electrode array module generates is to electrode measurement sign register module 16 and by defeated
Data/address bus 8, which uploads to upper computer software interface 5 and carries out waveform, out shows and processing.Simultaneously by independently of STN neuron net
The additional stimulated current signal 22 of network model 3 carrys out the additional stimulation of simulation electrode, when changing outer plus stimulated current, obtains
The changing rule of neural network model difference field potential under the outer plus stimulated current of distinct pulse widths, frequency and amplitude.
Upper computer software interface 5
As shown in fig. 6, writing upper computer software interface 5 using LabVIEW software Graphics on host computer 2.FPGA is opened
Send out plate 1 and upper computer software interface 5 and data communication realized by USB, upper computer software interface 5 by " VISA reading " reception from
On FPGA development board 1 USB interface 9 transmit by 4 operation of subthalamic nuclei STN neural network model 3 and multiple electrode array module
Obtained dynamic data；Upper computer software interface 5 is arranged parameter and is input data into FPGA development board 1 by " VISA write-in ",
Parameter configuration is carried out to subthalamic nuclei STN neural network model 3 and multiple electrode array module 4.Using more when LabVIEW is programmed
Thread programming technique, the use of multithreading realize data processing and data acquisition take into account, ensure that the complete of data
Property and continuity.The design of upper computer software interface 5 is divided into three parts: neuron membrane voltage waveform display portion 28 may be implemented
Waveform of the film potential signal 17 that FPGA is uploaded at upper computer software interface 5 is shown；Electrode measurement signal waveform display portion
The 29 electrode measurement signals 21 that FPGA upload may be implemented are shown in the waveform at upper computer software interface 5；Parameter configuration part 30
It may be implemented by host computer 2 to the important parameter of subthalamic nuclei STN neural network model 3, network structure in FPGA development board 1
Configuration, the setting of additional stimulated current, the setting of extracellular medium conductivityσ and electrode and each neuron distance parameter
Setting.
FPGA experiment porch
Discrete, fixed step size, fixed-point number operation the STN neuron based on module is write using DSP Builder
Network model, then change into hardware description language.Through II software programming complete operation logic of QUARTUS and program structure；Compiling,
Analysis integrated, placement-and-routing downloads in FPGA development board 1 and runs.The nerve that 1 operation of FPGA development board generates is uploaded through USB
First film potential data 17 and electrode measurement signal 21, at the upper computer software interface 5 that LabVIEW writes to STN neuroid
Model characteristics and multiple electrode array are analyzed and researched.
Claims (1)
1. a kind of multiple electrode array Simulation Experimental Platform based on FPGA, it is characterized in that: the experiment porch includes to be connected with each other
FPGA development board (1) and host computer (2) two parts, be integrated with subthalamic nuclei STN neuroid mould in FPGA development board (1)
Type (3) and multiple electrode array module (4), host computer (2) using LabVIEW graphic programming upper computer software interface (5) and with
FPGA development board (1) is communicated；
The subthalamic nuclei STN neural network model (3) is write after discretization using hardware program language, and compiles downloading
To in FPGA development board (1), subthalamic nuclei STN neural network model (3) receives upper computer software interface (5) and is transmitted to just
The initial value signal (11) and additional stimulated current signal (22) for being worth module (10) carry out operation, the film electricity for the neuron that operation generates
Position signal (17) passes upper computer software interface (5) back and carries out observation processing；FPGA development board (1) epithalamus bottom core STN neuron
Matrix (24) connection is of coupled connections to simulate the phase between actual nerve member by cynapse between each neuron in network model (3)
Mutual coupling；The subthalamic nuclei STN neural network model (3) includes following module interconnected: Initial Value module (10),
Stream of neuron line data model (6), neuron membrane voltage register module (14), electric current register module (15) and cynapse electricity
It flows generation module (12)；
The multiple electrode array module (4) is write using hardware program language, and multiple electrode array module (4) receives soft by host computer
Electrode and each neuron distance matrix (26) of the part interface (5) by input data bus (7) transmitting, exist to configure Different electrodes
Site in STN neuroid, while passing through the additional stimulation electricity independently of subthalamic nuclei STN neural network model (3)
Stream signal (22) comes the additional stimulation of simulation electrode, the electrode measurement signal that (4) operation of multiple electrode array module generates
(21) it is input to electrode measurement sign register module (16) in FPGA development board (1) to be stored, and passes through USB interface (9)
Upper computer software interface (5) is uploaded to be analyzed and processed；
The upper computer software interface (5) is write using the LabVIEW of graphic programming, and by virtual instrument framework VISA with
The USB interface (9) of FPGA development board (1), which is connected, realizes data communication, and virtual instrument framework VISA is opened comprising VISA, and VISA is closed
It closes, VISA write-in, VISA is read, and VISA searches resource；It reads to receive from FPGA by VISA and develop in upper computer software interface (5)
Plate (1) USB interface (9) transmission is obtained by subthalamic nuclei STN neural network model (3) and multiple electrode array module (4) operation
The data arrived；Upper computer software interface (5) is arranged parameter and is input data into FPGA development board (1) by VISA write-in, to mound
Brain bottom core STN neural network model (3) and multiple electrode array module (4) carry out parameter configuration；
The stream of neuron line data model (6) receives initial value signal (11), additional stimulated current signal (22) and cynapse electricity
The input for flowing signal (13) as stream of neuron line data model (6) carries out calculation process, by stream of neuron line data
The film potential signal (17) and neuron current signal (18) for the neuron that model (6) operation generates are separately input to FPGA exploitation
Storage in plate (1) internal membrane voltage register module (14) and electric current register module (15)；In depositing for neuron multidate information
Mirrored storage is used in storage, avoids synaptic currents signal (13), the calculating of multiple electrode array module (4) and upper computer software circle
Face (5) waveform shows that the status information for needing to use neuron in network is capped, i.e., stores same change using two groups of memories
Two groups of memories are read and writen operation respectively, after the completion of a step calculates, the two passes through by the value that two steps of amount front and back calculate
Selector (20) transposition；Stream of neuron line data model (6) introduces one group of register in a data path can
Enough realize multiple neuron treatment progress, the number for introducing register is pipeline depth；Stream of neuron line data model
(6) there are five pipelined data paths (23), membrane potential of neurons data path therein and membrane voltage register module (14)
It is connected with electric current register module (15), the film potential signal (17) and neuron current signal (18) of neuron is inputted respectively
It is stored to membrane voltage register module (14) and electric current registration module (15), the variation of the film potential signal (17) of neuron
The discharging action of neuron is represented, and is of coupled connections matrix (24) together for calculating synaptic currents signal (13), in fact with cynapse
Coupling between existing neuron；
The Initial Value module (10) is received by FPGA development board (1) internal input data bus (7) by upper computer software circle
The data of face (5) transmitting, the configuration of initial parameter is carried out to STN stream of neuron line data model (6), and Initial Value module (10) is logical
The different parameters for crossing reception upper computer software interface (5) imparting, make subthalamic nuclei STN neural network model (3) in operation
Show different discharge modes；
The synaptic currents generation module (12) includes that neuronal synapse is of coupled connections matrix (24) and synaptic currents logical operation
Module (25) is of coupled connections matrix (24) by neuronal synapse to realize the mutual coupling of different neurons, cynapse coupling
Close input data signal (19) the progress initial configuration that connection matrix (24) receive upper computer software interface (5) transmitting；Cynapse
The film potential signal (17) for the neuron that current generating module (12) reception is stored in membrane voltage register module (14), and with
The cynapse matrix (24) that is of coupled connections carries out operation by the internal synaptic currents logical operation module (25) of FPGA development board (1) and obtains
To synaptic currents signal (13), the synaptic currents signal (13) as neuron is inputted；
The membrane voltage register module (14), electric current register module (15), electrode measurement sign register module (16) point
Film potential signal (17), the nerve elementary current of the neuron of stream of neuron line data model (6) operation generation Yong Lai not received
The electrode measurement signal (21) that signal (18) and (4) operation of multiple electrode array module generate carries out mirrored storage；Neuron
Film potential signal (17) and electrode measurement signal (21) pass through output data bus (8) and are transmitted to host computer (2), are used to upper
Machine software interface (5) is handled.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510760952.8A CN105845001B (en) | 2015-11-09 | 2015-11-09 | Multiple electrode array Simulation Experimental Platform based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510760952.8A CN105845001B (en) | 2015-11-09 | 2015-11-09 | Multiple electrode array Simulation Experimental Platform based on FPGA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105845001A CN105845001A (en) | 2016-08-10 |
| CN105845001B true CN105845001B (en) | 2019-02-22 |
Family
ID=56580389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510760952.8A Expired - Fee Related CN105845001B (en) | 2015-11-09 | 2015-11-09 | Multiple electrode array Simulation Experimental Platform based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105845001B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107590360B (en) * | 2017-08-21 | 2019-08-23 | 天津大学 | Neuron ion channel dynamic characteristic experiment platform based on FPGA |
| CN107728529B (en) * | 2017-11-01 | 2020-08-04 | 天津大学 | Multi-electrode array-based neural nucleus feedback synchronous control FPGA experimental platform |
| CN109685209B (en) * | 2018-12-29 | 2020-11-06 | 瑞芯微电子股份有限公司 | Device and method for accelerating operation speed of neural network |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007002790A2 (en) * | 2005-06-28 | 2007-01-04 | Neurosciences Research Foundation, Inc. | Neural modeling and brain-based devices using special purpose processor |
| CN103691058A (en) * | 2013-12-10 | 2014-04-02 | 天津大学 | Deep brain stimulation FPGA (Field Programmable Gate Array) experimental platform for basal ganglia and thalamencephalon network for parkinson's disease |
| CN104375878A (en) * | 2014-11-24 | 2015-02-25 | 天津大学 | FPGA simulation system for modulating hippocampus network rhythm through weak electromagnetic stimulation |
| CN104615909A (en) * | 2015-02-02 | 2015-05-13 | 天津大学 | Izhikevich neural network synchronous discharging simulation platform based on FPGA |
| CN104689473A (en) * | 2015-02-02 | 2015-06-10 | 天津大学 | Field Programmable Gate Array (FPGA) based under-electric-stimulation neuron random response and resonance experiment platform |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8131659B2 (en) * | 2008-09-25 | 2012-03-06 | Microsoft Corporation | Field-programmable gate array based accelerator system |
-
2015
- 2015-11-09 CN CN201510760952.8A patent/CN105845001B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007002790A2 (en) * | 2005-06-28 | 2007-01-04 | Neurosciences Research Foundation, Inc. | Neural modeling and brain-based devices using special purpose processor |
| CN103691058A (en) * | 2013-12-10 | 2014-04-02 | 天津大学 | Deep brain stimulation FPGA (Field Programmable Gate Array) experimental platform for basal ganglia and thalamencephalon network for parkinson's disease |
| CN104375878A (en) * | 2014-11-24 | 2015-02-25 | 天津大学 | FPGA simulation system for modulating hippocampus network rhythm through weak electromagnetic stimulation |
| CN104615909A (en) * | 2015-02-02 | 2015-05-13 | 天津大学 | Izhikevich neural network synchronous discharging simulation platform based on FPGA |
| CN104689473A (en) * | 2015-02-02 | 2015-06-10 | 天津大学 | Field Programmable Gate Array (FPGA) based under-electric-stimulation neuron random response and resonance experiment platform |
Non-Patent Citations (2)
| Title |
|---|
| "基于FPGA的神经元相关性分析的设计与实现";刘培龙 等;《微电子学与计算机》;20120531;第29卷(第5期);第119-123页 |
| "神经元网络的FPGA硬件仿真方法";张荣华 等;《计算机应用研究》;20111031;第28卷(第10期);第3707-3710页 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105845001A (en) | 2016-08-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103691058B (en) | The deep brain stimulation FPGA experiment porch of parkinson disease basal nuclei-thalamus network | |
| Yang et al. | CerebelluMorphic: large-scale neuromorphic model and architecture for supervised motor learning | |
| Dura-Bernal et al. | NetPyNE, a tool for data-driven multiscale modeling of brain circuits | |
| Mazzoni et al. | Computing the local field potential (LFP) from integrate-and-fire network models | |
| Yang et al. | Cost-efficient FPGA implementation of basal ganglia and their Parkinsonian analysis | |
| CN104112066B (en) | Epilepsy state closed-loop control experiment platform based on FPGA | |
| CN104689473B (en) | Neuron random response and resonance laboratory platform under electricity irritation based on FPGA | |
| CN104615909A (en) | Izhikevich neural network synchronous discharging simulation platform based on FPGA | |
| CN104375878A (en) | FPGA simulation system for modulating hippocampus network rhythm through weak electromagnetic stimulation | |
| CN105845001B (en) | Multiple electrode array Simulation Experimental Platform based on FPGA | |
| Palyanov et al. | Towards a virtual C. elegans: A framework for simulation and visualization of the neuromuscular system in a 3D physical environment | |
| CN105631222B (en) | STDP synaptic plasticity experiment porch under feedforward neural network based on FPGA | |
| Yang et al. | Efficient digital implementation of a conductance-based globus pallidus neuron and the dynamics analysis | |
| CN107169184A (en) | Substrate nuclear network beta rhythm and pace of moving things analogue systems based on FPGA | |
| Florimbi et al. | The human brain project: parallel technologies for biologically accurate simulation of granule cells | |
| Suffczynski et al. | Some insights into computational models of (patho) physiological brain activity | |
| CN106407568A (en) | A Parkinson-state basal nuclei stimulation real-time simulation platform based on finite element analysis | |
| Johnson | Theories in developmental cognitive neuroscience | |
| Lenk et al. | Understanding the role of astrocytic GABA in simulated neural networks | |
| CN105631223B (en) | Cardiopulmonary rhythm and pace of moving things synchronous control experiment porch based on CPG | |
| Jin | Parallel simulation of neural networks on spinnaker universal neuromorphic hardware | |
| Van Kleeck et al. | The use of computer models in the study of cerebral lateralization | |
| CN208889147U (en) | Electronic synapse experiment porch based on FPGA | |
| CN107590360B (en) | Neuron ion channel dynamic characteristic experiment platform based on FPGA | |
| Hughes et al. | NeuReal: An interactive simulation system for implementing artificial dendrites and large hybrid networks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB03 | Change of inventor or designer information | ||
| CB03 | Change of inventor or designer information |
Inventor after: Wang Jiang Inventor after: Yang Shuangming Inventor after: Chen Qi Inventor after: Deng Bin Inventor after: Wei Xile Inventor after: Zhang Zhen Inventor after: Li Huiyan Inventor before: Wang Jiang Inventor before: Chen Qi Inventor before: Yang Shuangming Inventor before: Deng Bin Inventor before: Wei Xile Inventor before: Zhang Zhen Inventor before: Li Huiyan |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20190222 Termination date: 20201109 |