CN105826403A - High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof - Google Patents

High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof Download PDF

Info

Publication number
CN105826403A
CN105826403A CN201610168722.7A CN201610168722A CN105826403A CN 105826403 A CN105826403 A CN 105826403A CN 201610168722 A CN201610168722 A CN 201610168722A CN 105826403 A CN105826403 A CN 105826403A
Authority
CN
China
Prior art keywords
layer
sin
optical optimization
monocrystalline
pecvd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610168722.7A
Other languages
Chinese (zh)
Inventor
瞿辉
徐春
曹玉甲
张源
张一源
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Shunfeng Photovoltaic Technology Co Ltd
Original Assignee
Jiangsu Shunfeng Photovoltaic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Shunfeng Photovoltaic Technology Co Ltd filed Critical Jiangsu Shunfeng Photovoltaic Technology Co Ltd
Priority to CN201610168722.7A priority Critical patent/CN105826403A/en
Publication of CN105826403A publication Critical patent/CN105826403A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H01L31/02168Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells the coatings being antireflective or having enhancing optical properties for the solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Manufacturing & Machinery (AREA)
  • Sustainable Energy (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The present invention relates to a high PID resistance monocrystalline multilayer passivation antireflection film and a preparation method thereof. The preparation method comprises the steps of feeding a monocrystalline silicon piece in a plasma enhanced chemical vapor deposition (PECVD) furnace body after etching, firstly introducing in an oxygen-containing gas, such as the oxygen, the air, etc., and then depositing a multilayer passivation antireflection film, and finally arranging a bottom-layer SiNx layer, a single-layer or multilayer optical optimization layer SiNx layer and a top-layer optical optimization layer SiOxNy layer of which the refractive indexes decrease progressively on the right surface of a monocrystalline silicon piece substrate orderly from bottom to top, wherein the total film thickness is between 70 nm and 125 nm, and a total refractive index is between 1.90 and 2.10. According to the present invention, and based on a conventional monocrystalline silicon battery technology, the purpose of high PID resistance can be achieved by just changing the preparation method at the PECVD and a membraneous structure of the passivation antireflection film and without needing to add a SiOx layer on the surface of the silicon piece after etching specially by using an ozone device or other methods; the preparation method can be compatible with a conventional crystal silicon battery technology, and the monocrystalline multilayer passivation antireflection film can be produced by directly using a general etching device and a PECVD device, or by remolding slightly.

Description

The monocrystalline multilamellar passivated reflection reducing of high PID resistance penetrates film and preparation method thereof
Technical field
The present invention relates to solar energy crystal silicon battery and manufacture field, the monocrystalline multilamellar passivated reflection reducing of a kind of high PID resistance penetrates film and preparation method thereof.
Background technology
Along with environmental problem and energy problem obtain the concern of more and more people, solar cell is as a kind of clean energy resource, and people have had been introduced into a new stage to its research and development.PID (potentialinduceddegradation) effect refers under long-term action of high voltage, assembly exists between glass and encapsulating material leaky, causing surface passivation antireflective coating before this to lose efficacy, then PN junction lost efficacy, and finally made assembly property reduce.All there is certain PID Problem of Failure in the p-type solar energy crystal silicon component of traditional handicraft, so research PID phenomenon, develops one of the target that the solar cell of PIDFree is research and development department of vast solar energy manufacturer and part research institutions.More general and the strictest is double 85PID tests, and its test condition is the negative voltage of 1000V, the ambient temperature of 85 DEG C, the humidity of 85%, the testing time of 96h, assembly final peak power output attenuation ratio just can determine that as PID test passes, i.e. PIDFree less than 5%.
The SiNx passivated reflection reducing of tradition solar energy polycrystal battery surface is penetrated film layer and is nearly all made because refractive index is relatively low PID decay the most serious;Existing market is in order to pursue PIDFree, and main method is to improve the refractive index of SiNx film layer, but the more conventional technique of battery conversion efficiency reduces 1-2%;Also having method is exactly the ozone O using ultraviolet ionization, high frequency ozone generator to generate3Oxidized silicon chip surface, generates relatively thin SiOxLayer or use laughing gas N2OPECVD method directly deposits one layer of SiO at silicon chip surfacexThin film, makes battery have certain PID resistance.
On the other hand, the antireflective coating that in current large-scale production, polycrystalline battery surface is conventional mostly be two to three layers of silicon nitride, generally its optical thickness be specific wavelength 1/4th or 1/2nd.For single-layer silicon nitride silicon antireflective coating, it only has preferable anti-reflective effect to single wavelength, has of a relatively high reflectance and poor passivation effect.Reflectance can be reduced and improve the focus that the antireflective coating of passivation effect is solar cell research.
Summary of the invention
The technical problem to be solved in the present invention is: provide the monocrystalline multilamellar passivated reflection reducing of a kind of high PID resistance to penetrate film and preparation method thereof, this method need not use ozone devices or additive method silicon chip top layer after etching specially to increase SiOx layer, after directly using common etching apparatus and PECVD device or transforming a little;Passivated reflection reducing prepared by the method penetrates film can reduce reflectance, improves passivation effect, improves efficiency of solar cell, and has the most excellent anti-PID attenuation characteristic.
The technical solution adopted in the present invention is: the monocrystalline multilamellar passivated reflection reducing of a kind of high PID resistance penetrates film, is included in the bottom SiN that monocrystalline silicon piece substrate front surface sets gradually from bottom to topxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyLayer;Described bottom SiNxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyThe refractive index of layer is successively decreased;Described bottom SiNxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyThe total film thickness of layer is 70~125nm, and total refractive index is 1.90~2.10.
Further, bottom SiN of the present inventionxLayer and single or multiple lift optical optimization layer SiNxLayer all uses PECVD to prepare;Described bottom SiNxThe refractive index of layer is 2.15~2.4, and thickness is 4~20nm;Described single or multiple lift optical optimization layer SiNxThe refractive index of layer is 1.95~2.25, and thickness is 20~65nm.
Further say, top layer optical optimization layer SiO of the present inventionxNyLayer uses PECVD by oxygen-containing gas and SiH4、NH3Deposition forms together;Its thickness is 15~60nm, and refractive index is 1.6~1.95.
Meanwhile, the present invention proposes the monocrystalline multilamellar passivated reflection reducing of a kind of high PID resistance and penetrates the preparation method of film, comprises the following steps:
1) monocrystalline silicon piece common process performs etching after processing;
2) after etching, monocrystalline silicon piece, by the PECVD cavity carrier feeding 300 DEG C to 550 DEG C, is passed through oxygen-containing gas 3min to 20min;
3) PECVD device plating multilamellar passivated reflection reducing is used to penetrate film;It is included in bottom high index of refraction SiN that monocrystalline silicon piece substrate front surface sets gradually from bottom to topxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyLayer;
4) use conventional batteries typography printing back electrode, aluminum back surface field, positive grid line and anelectrode, and sinter.
The principle of the present invention is: in after etching, monocrystalline silicon piece enters the PECVD cavity between 300 DEG C to 550 DEG C, is passed through the oxygen-containing gas such as oxygen or air with after certain time, and silicon chip surface grown the hot SiO of thin layer2Layer, this SiOx layer is finer and close, has preferable passivation effect, can effectively reduce the recombination-rate surface of cell piece;And this densification SiOx layer relatively thin (0.1nm-2nm), the tunneling effect of electronics is clearly, can by battery surface be enriched with a part of electric charge lead away from, prevent the potential induction attenuation (PID) because electric charge accumulation causes at battery surface, make battery have anti-PID attenuation characteristic.
Multilamellar passivated reflection reducing penetrates the SiN of film bottom high index of refractionxThe introducing of layer both can with reinforcing membrane layer passivation effect, again can the effective free positively charged ion in barrier assembly, be effectively improved battery anti-PID attenuation characteristic;Reduce multilamellar SiN the most successivelyxLayer can also be greatly reduced the reflectance of cell piece side to light while having certain PID resistance, it is possible to effectively reduces the reflectance of intermediate waves wave band, improves the short circuit current of cell piece;SiO in conjunction with top layer low-refractionxNyLayer so that the refractive index of integral membrane layer is lower, continues to increase incident ray ratio, and after improving short circuit current, and cell piece lamination, color is dark, and overall uniform colorless is poor.The polycrystalline multilayer film battery PID resistance using the method to prepare is splendid, and the assembly of preparation can be tested by the PID under the conditions of non-resistance EVA on market double 85, and battery conversion efficiency is higher than the conventional PECVD coating process of tradition.
The invention has the beneficial effects as follows: the present invention is based on tradition single crystal battery technique, preparation method when only changing PECVD and passivated reflection reducing penetrate the film quality structure of film, can be compatible with conventional crystalline silicon battery process, can produce after directly using common etching apparatus and PECVD device or transforming a little.The method to equipment and monocrystalline silicon piece without particular/special requirement, be easily achieved and owing to being passed through the oxygen-containing gas such as oxygen or air before depositional coating; do not have safety problem during vent gas treatment; it is applicable to large-scale production; also can operate with some advanced battery process, such as: the back of the body passivation cell, N-type double-side cell, MWT battery etc..
Accompanying drawing explanation
The present invention is further described with embodiment below in conjunction with the accompanying drawings.
Fig. 1 is the structural representation of the present invention;
In figure: 1, bottom SiNx layer;2, single or multiple lift optical optimization layer SiNxLayer;3, top layer optical optimization layer SiOxNyLayer.
Detailed description of the invention
Presently in connection with accompanying drawing and preferred embodiment, the present invention is further detailed explanation.These accompanying drawings are the schematic diagram of simplification, and the basic structure of the present invention is described the most in a schematic way, and therefore it only shows the composition relevant with the present invention.
The monocrystalline multilamellar passivated reflection reducing of a kind of high PID resistance as shown in Figure 1 penetrates membrane structure, is included in the bottom SiN that polysilicon chip substrate front surface sets gradually from bottom to topxLayer 1, single or multiple lift optical optimization layer SiNxLayer 2 and top layer optical optimization layer SiOxNyLayer 3.These film layer refractive indexs from bottom to top are successively decreased, and its total film thickness is 70~125nm, and total refractive index is 1.90~2.10.
It is further described below by two groups of embodiments:
Embodiment 1
1) by original silicon chip pretreatment, this pretreatment includes the making herbs into wool in battery process, spread and the technique such as etching;
2) it is warming up to 500 DEG C after the PECVD device of silicon chip entrance 380 DEG C after etching, first the logical oxygen-containing gas 20min such as oxygen or air in PECVD cavity;It is sequentially depositing multilamellar SiN that refractive index reduces the most successively again on polysilicon chip surfacexLayer, wherein bottom SiNxLayer, refractive index is 2.25, and thicknesses of layers is 20nm;Middle single-layer SiNxLayer, refractive index is 2.05, and thicknesses of layers is 30nm;Use PECVD device at diffusingsurface plating residue SiOxNyLayer, refractive index is 1.75, and thicknesses of layers is 35nm;
4) use conventional batteries typography printing back electrode, aluminum back surface field, positive grid line and anelectrode, and sinter.
Finding through detection, the photoelectric transformation efficiency of the solar battery sheet that the present embodiment obtains increases and PID resistance has bigger lifting.Concrete data see table 1:
The photoelectric transformation efficiency of the solaode that table 1 the present embodiment obtains and PID
As can be seen from Table 1: double-layer reflection reducing coating process efficiency gain 0.16% prepared by the method, mainly due to short-circuit current gain 60 milliamperes;The most double 85 condition PID (potential induction attenuation) power attenuations in 96 hours only have 1.7%, and within 192 hours, PID decays to 4.1%.
Embodiment 2
1) by original silicon chip pretreatment, this pretreatment includes the making herbs into wool in battery process, spread and the technique such as etching;
2) it is warming up to 550 DEG C after the PECVD device of silicon chip entrance 380 DEG C after etching, first the logical oxygen-containing gas 5min such as oxygen or air in PECVD cavity;It is sequentially depositing multilamellar SiN that refractive index reduces the most successively again on polysilicon chip surfacexLayer, wherein bottom SiNxLayer, refractive index is 2.35, and thicknesses of layers is 5nm.Centre is double-deck SiNx, its lower floor SiNxRefractive index is 2.15, and thicknesses of layers is 15nm;Its upper strata SiNxLayer, refractive index is 2.00, and thicknesses of layers is 30nm;Use PECVD device at diffusingsurface plating residue SiOxNyLayer, refractive index is 1.75, and thicknesses of layers is 40nm;
4) use conventional batteries typography printing back electrode, aluminum back surface field, positive grid line and anelectrode, and sinter.
Finding through detection, the photoelectric transformation efficiency of the solar battery sheet that the present embodiment obtains increases and PID resistance has bigger lifting.Concrete data see table 2:
The photoelectric transformation efficiency of the solaode that table 2 the present embodiment obtains and PID
As can be seen from Table 1: double-layer reflection reducing coating process efficiency gain 0.26% prepared by the method, mainly due to short-circuit current gain 85 milliamperes, filling FF increases by 0.05;PID (potential induction attenuation) power attenuation in 96 hours simultaneously only has 0.9%, and within 192 hours, PID decays to 3.4%, and battery PID pad value is the lowest.
The detailed description of the invention of the simply present invention described in description above, the flesh and blood of the present invention is not construed as limiting by various illustrations, person of an ordinary skill in the technical field after having read description can to before described detailed description of the invention make an amendment or deform, without departing from the spirit and scope of the invention.

Claims (4)

1. the monocrystalline multilamellar passivated reflection reducing of one kind high PID resistance penetrates film, it is characterised in that: it is included in the bottom SiN that monocrystalline silicon piece substrate front surface sets gradually from bottom to topxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyLayer;Described bottom SiNxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyThe refractive index of layer is successively decreased;Described bottom SiNxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyThe total film thickness of layer is 70~125nm, and total refractive index is 1.90~2.10.
The monocrystalline multilamellar passivated reflection reducing of high PID resistance the most as claimed in claim 1 penetrates film, it is characterised in that: described bottom SiNxLayer and single or multiple lift optical optimization layer SiNxLayer all uses PECVD to prepare;Described bottom SiNxThe refractive index of layer is 2.15~2.4, and thickness is 4~20nm;Described single or multiple lift optical optimization layer SiNxThe refractive index of layer is 1.95~2.25, and thickness is 20~65nm.
The monocrystalline multilamellar passivated reflection reducing of high PID resistance the most as claimed in claim 1 penetrates film, it is characterised in that: described top layer optical optimization layer SiOxNyLayer uses PECVD by oxygen-containing gas and SiH4、NH3Deposition forms together;Its thickness is 15~60nm, and refractive index is 1.6~1.95.
4. the monocrystalline multilamellar passivated reflection reducing of a high PID resistance as claimed in claim 1 penetrates the preparation method of film, it is characterised in that: comprise the following steps:
1) monocrystalline silicon piece common process performs etching after processing;
2) after etching, monocrystalline silicon piece, by the PECVD cavity carrier feeding 300 DEG C to 550 DEG C, is passed through oxygen-containing gas 3min to 20min;
3) PECVD device plating multilamellar passivated reflection reducing is used to penetrate film;It is included in bottom high index of refraction SiN that monocrystalline silicon piece substrate front surface sets gradually from bottom to topxLayer, single or multiple lift optical optimization layer SiNxLayer and top layer optical optimization layer SiOxNyLayer;
4) use conventional batteries typography printing back electrode, aluminum back surface field, positive grid line and anelectrode, and sinter.
CN201610168722.7A 2016-03-23 2016-03-23 High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof Pending CN105826403A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610168722.7A CN105826403A (en) 2016-03-23 2016-03-23 High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610168722.7A CN105826403A (en) 2016-03-23 2016-03-23 High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof

Publications (1)

Publication Number Publication Date
CN105826403A true CN105826403A (en) 2016-08-03

Family

ID=56525322

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610168722.7A Pending CN105826403A (en) 2016-03-23 2016-03-23 High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof

Country Status (1)

Country Link
CN (1) CN105826403A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023125776A1 (en) * 2021-12-30 2023-07-06 天合光能股份有限公司 Solar cell front passivation film layer

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080241421A1 (en) * 2007-04-02 2008-10-02 Miin Jang Chen Optoelectronic device and method of fabricating the same
CN103700714A (en) * 2013-12-24 2014-04-02 江苏顺风光电科技有限公司 High-efficiency PID (Potential Included Degradation) Free solar single crystal silicon cell passivation antireflection film
CN104576770A (en) * 2014-12-31 2015-04-29 江苏顺风光电科技有限公司 Passivation and reflection reduction multi-layer film for high-efficiency black crystal silicon battery
CN104916710A (en) * 2015-06-30 2015-09-16 江苏顺风光电科技有限公司 High-efficiency polycrystalline multilayer passivation anti-reflection film structure with high PID resistance

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080241421A1 (en) * 2007-04-02 2008-10-02 Miin Jang Chen Optoelectronic device and method of fabricating the same
CN103700714A (en) * 2013-12-24 2014-04-02 江苏顺风光电科技有限公司 High-efficiency PID (Potential Included Degradation) Free solar single crystal silicon cell passivation antireflection film
CN104576770A (en) * 2014-12-31 2015-04-29 江苏顺风光电科技有限公司 Passivation and reflection reduction multi-layer film for high-efficiency black crystal silicon battery
CN104916710A (en) * 2015-06-30 2015-09-16 江苏顺风光电科技有限公司 High-efficiency polycrystalline multilayer passivation anti-reflection film structure with high PID resistance

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023125776A1 (en) * 2021-12-30 2023-07-06 天合光能股份有限公司 Solar cell front passivation film layer

Similar Documents

Publication Publication Date Title
TWI438904B (en) Method for obtaining high performance thin film devices deposited on highly textured substrates
TWI463682B (en) Heterojunction solar cell having intrinsic amorphous silicon film
Li et al. Realization of colored multicrystalline silicon solar cells with SiO2/SiNx: H double layer antireflection coatings
CN103943717B (en) Method for manufacturing solar cell laminated antireflective film through tubular PECVD
CN104916710A (en) High-efficiency polycrystalline multilayer passivation anti-reflection film structure with high PID resistance
CN104752526B (en) Passivating antireflection film of high PID resistance type polycrystalline cell and preparation process thereof
CN106972066A (en) A kind of PERC cell backsides passivation film and the PERC battery preparation methods based on ALD techniques
CN104576770A (en) Passivation and reflection reduction multi-layer film for high-efficiency black crystal silicon battery
CN108172658B (en) A kind of preparation method of N-type hetero-junctions double-sided solar battery
CN104409565A (en) Solar cell and manufacturing method thereof
CN105185851A (en) Back passivation solar cell and preparation method thereof
CN104952941A (en) Multi-layer heterogeneous antireflection film solar cell
CN104900722A (en) Crystalline silicon solar cell with three-layer antireflection film and preparation method thereof
CN110444634A (en) A kind of p-type monocrystalline PERC double-side cell and preparation method thereof
CN105702749B (en) The polycrystalline multilayer passivated reflection reducing of high PID resistances penetrates film and preparation method thereof
CN104576833A (en) Method adopting PECVD for preparing back passivation film layer of solar back passivation battery
CN107681020A (en) A kind of method for improving the response of plane silicon heterojunction solar battery long wavelength light
Focsa et al. Surface passivation at low temperature of p-and n-type silicon wafers using a double layer a-Si: H/SiNx: H
CN105826403A (en) High potential induced degradation (PID) resistance monocrystalline multilayer passivation antireflection film and preparation method thereof
CN215771167U (en) Solar cell and photovoltaic module
WO2023103409A1 (en) Solar cell and preparation method therefor
CN204732419U (en) A kind of high-efficiency polycrystalline multilayer passivated reflection reducing of high PID resistance penetrates membrane structure
JP2023041057A (en) Solar cell, method for manufacturing same, and photovoltaic module
CN204424266U (en) A kind of solar cell
CN204441294U (en) A kind of passivated reflection reducing of high PID resistance single crystal battery penetrates film

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20160803