CN105814547B - 输入/输出内存映射单元和北桥 - Google Patents

输入/输出内存映射单元和北桥 Download PDF

Info

Publication number
CN105814547B
CN105814547B CN201480067107.6A CN201480067107A CN105814547B CN 105814547 B CN105814547 B CN 105814547B CN 201480067107 A CN201480067107 A CN 201480067107A CN 105814547 B CN105814547 B CN 105814547B
Authority
CN
China
Prior art keywords
processor
access
bit
memory
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480067107.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN105814547A (zh
Inventor
维德海雅娜丹·卡尔雅娜孙达拉姆
菲利普·恩杰
马吉·陈
文森特·奎瓦
安东尼·阿莎罗
吉姆歇德·米尔扎
格雷戈里·道格拉斯·唐利
布赖恩·布鲁萨尔
本杰明·特斯恩
雅尼夫·阿迪立
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Advanced Micro Devices Inc
Original Assignee
ATI Technologies ULC
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ATI Technologies ULC, Advanced Micro Devices Inc filed Critical ATI Technologies ULC
Publication of CN105814547A publication Critical patent/CN105814547A/zh
Application granted granted Critical
Publication of CN105814547B publication Critical patent/CN105814547B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1004—Compatibility, e.g. with legacy hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/655—Same page detection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G06F2212/684—TLB miss handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201480067107.6A 2013-10-27 2014-10-24 输入/输出内存映射单元和北桥 Active CN105814547B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201361896092P 2013-10-27 2013-10-27
US61/896,092 2013-10-27
PCT/US2014/062249 WO2015061731A1 (en) 2013-10-27 2014-10-24 Input/output memory map unit and northbridge

Publications (2)

Publication Number Publication Date
CN105814547A CN105814547A (zh) 2016-07-27
CN105814547B true CN105814547B (zh) 2019-12-03

Family

ID=52993652

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480067107.6A Active CN105814547B (zh) 2013-10-27 2014-10-24 输入/输出内存映射单元和北桥

Country Status (6)

Country Link
US (2) US10025721B2 (OSRAM)
EP (1) EP3060992B1 (OSRAM)
JP (1) JP6552512B2 (OSRAM)
KR (1) KR102114941B1 (OSRAM)
CN (1) CN105814547B (OSRAM)
WO (1) WO2015061731A1 (OSRAM)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9710043B2 (en) * 2014-11-26 2017-07-18 Intel Corporation Controlling a guaranteed frequency of a processor
US20160239441A1 (en) * 2015-02-13 2016-08-18 Qualcomm Incorporated Systems and methods for providing kernel scheduling of volatile memory maintenance events
KR102485999B1 (ko) * 2015-07-01 2023-01-06 삼성전자주식회사 마스터-사이드 필터를 포함하는 캐시 코히런트 시스템과 이를 포함하는 데이터 처리 시스템
US9990291B2 (en) * 2015-09-24 2018-06-05 Qualcomm Incorporated Avoiding deadlocks in processor-based systems employing retry and in-order-response non-retry bus coherency protocols
US11550982B2 (en) 2015-11-04 2023-01-10 Chronos Tech Llc Application specific integrated circuit interconnect
US9977853B2 (en) 2015-11-04 2018-05-22 Chronos Tech Llc Application specific integrated circuit link
US10073939B2 (en) 2015-11-04 2018-09-11 Chronos Tech Llc System and method for application specific integrated circuit design
CN106708679A (zh) * 2015-11-17 2017-05-24 深圳市中兴微电子技术有限公司 一种片上系统总线行为检测方法和装置
US9928128B2 (en) 2016-04-01 2018-03-27 International Business Machines Corporation In-pipe error scrubbing within a processor core
US10181939B2 (en) 2016-07-08 2019-01-15 Chronos Tech Llc Systems and methods for the design and implementation of an input and output ports for circuit design
EP3488564B1 (en) * 2016-07-25 2020-11-25 Telefonaktiebolaget LM Ericsson (PUBL) Method for fast convergence in layer 2 overlay network and non-transitory computer readable storage medium
CN107783912A (zh) * 2016-08-26 2018-03-09 北京中科寒武纪科技有限公司 一种支持多数据流的tlb装置和tlb模块的更新方法
GB2554442B (en) * 2016-09-28 2020-11-11 Advanced Risc Mach Ltd Apparatus and method for providing an atomic set of data accesses
US10970081B2 (en) 2017-06-29 2021-04-06 Advanced Micro Devices, Inc. Stream processor with decoupled crossbar for cross lane operations
US10637592B2 (en) 2017-08-04 2020-04-28 Chronos Tech Llc System and methods for measuring performance of an application specific integrated circuit interconnect
US20190044809A1 (en) 2017-08-30 2019-02-07 Intel Corporation Technologies for managing a flexible host interface of a network interface controller
US11469953B2 (en) 2017-09-27 2022-10-11 Intel Corporation Interworking of legacy appliances in virtualized networks
US10628315B2 (en) 2017-09-28 2020-04-21 Intel Corporation Secure memory repartitioning technologies
US10861504B2 (en) * 2017-10-05 2020-12-08 Advanced Micro Devices, Inc. Dynamic control of multi-region fabric
US10558591B2 (en) 2017-10-09 2020-02-11 Advanced Micro Devices, Inc. Method and apparatus for in-band priority adjustment forwarding in a communication fabric
EP4220447A1 (en) * 2017-10-24 2023-08-02 INTEL Corporation Hardware assisted virtual switch
US10304506B1 (en) 2017-11-10 2019-05-28 Advanced Micro Devices, Inc. Dynamic clock control to increase stutter efficiency in the memory subsystem
US11196657B2 (en) 2017-12-21 2021-12-07 Advanced Micro Devices, Inc. Self identifying interconnect topology
US10712800B2 (en) 2018-02-28 2020-07-14 Advanced Micro Devices, Inc. Aligning active and idle phases in a mixed workload computing platform
US10656696B1 (en) 2018-02-28 2020-05-19 Advanced Micro Devices, Inc. Reducing chiplet wakeup latency
CN110196824B (zh) * 2018-05-31 2022-12-09 腾讯科技（深圳）有限公司 实现数据传输的方法及装置、电子设备
KR102560251B1 (ko) * 2018-06-20 2023-07-26 삼성전자주식회사 반도체 장치 및 반도체 시스템
US11474953B2 (en) * 2018-10-12 2022-10-18 Marvell Asia Pte, Ltd. Configuration cache for the ARM SMMUv3
US10620958B1 (en) 2018-12-03 2020-04-14 Advanced Micro Devices, Inc. Crossbar between clients and a cache
US11087057B1 (en) 2019-03-22 2021-08-10 Chronos Tech Llc System and method for application specific integrated circuit design related application information including a double nature arc abstraction
US11108679B2 (en) * 2019-08-08 2021-08-31 Mellanox Technologies Tlv Ltd. Producing deadlock-free routes in lossless cartesian topologies with minimal number of virtual lanes
US11416397B2 (en) 2019-10-14 2022-08-16 Intel Corporation Global persistent flush
US11507522B2 (en) 2019-12-06 2022-11-22 Advanced Micro Devices, Inc. Memory request priority assignment techniques for parallel processors
US12099746B2 (en) 2019-12-16 2024-09-24 Micron Technology, Inc. Interrupt signaling for a memory device
US11223575B2 (en) 2019-12-23 2022-01-11 Advanced Micro Devices, Inc. Re-purposing byte enables as clock enables for power savings
US12093689B2 (en) * 2020-09-25 2024-09-17 Advanced Micro Devices, Inc. Shared data fabric processing client reset system and method
US11630771B2 (en) * 2021-07-13 2023-04-18 Apple Inc. Poison mechanisms for deferred invalidates
CN114416621B (zh) * 2021-12-29 2023-08-15 苏州雄立科技有限公司 一种基于axi协议的总线通信方法及装置
US11914524B2 (en) 2022-03-01 2024-02-27 Qualcomm Incorporated Latency management in synchronization events
US12072805B2 (en) 2022-04-11 2024-08-27 Arteris, Inc. System and method to enter and exit a cache coherent interconnect
US11971845B2 (en) * 2022-06-16 2024-04-30 Bae Systems Information And Electronic Systems Integration Inc. DSP encapsulation
US12253964B2 (en) * 2022-06-16 2025-03-18 Bae Systems Information And Electronic Systems Integration Inc. DSP eco system scalable with obfuscation
CN117056099B (zh) * 2023-08-14 2024-06-07 中国铁道科学研究院集团有限公司 一种铁路信号安全计算机平台及其内存共享方法
CN116932424B (zh) * 2023-09-14 2023-12-15 上海芯联芯智能科技有限公司 一种基于ecc检测的缓存访问方法、装置、介质和设备
CN116932333B (zh) * 2023-09-14 2023-12-26 武汉凌久微电子有限公司 一种硅后验证的axi总线实时性能监控方法
CN117709253B (zh) * 2024-02-01 2024-04-26 北京开源芯片研究院 芯片测试方法、装置、电子设备及可读存储介质
CN118568035B (zh) * 2024-07-31 2024-11-12 苏州旗芯微半导体有限公司 嵌入式系统
CN118827819B (zh) * 2024-09-20 2025-02-07 山东云海国创云计算装备产业创新中心有限公司 一种协议转换装置、方法、设备、介质和产品

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102473169A (zh) * 2009-12-31 2012-05-23 英特尔公司 动态系统重新配置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH077365B2 (ja) * 1987-05-29 1995-01-30 日本電気株式会社 情報処理装置
JP2586112B2 (ja) * 1988-07-13 1997-02-26 富士通株式会社 アドレス変換テーブルのアクセス制御方式
CA2107056C (en) * 1993-01-08 1998-06-23 James Allan Kahle Method and system for increased system memory concurrency in a multiprocessor computer system
US6134602A (en) * 1997-09-24 2000-10-17 Microsoft Corporation Application programming interface enabling application programs to group code and data to control allocation of physical memory in a virtual memory system
ATE557342T1 (de) 1998-08-24 2012-05-15 Microunity Systems Eng Prozessor und verfahren zur matrixmultiplikation mit einem breiten operand
US7099999B2 (en) 2003-09-30 2006-08-29 International Business Machines Corporation Apparatus and method for pre-fetching data to cached memory using persistent historical page table data
US7395405B2 (en) 2005-01-28 2008-07-01 Intel Corporation Method and apparatus for supporting address translation in a virtual machine environment
JP5261661B2 (ja) * 2005-05-24 2013-08-14 ストラタス・テクノロジーズ・バミューダ・リミテッド 対称型マルチプロセッサ・フォルトトレラントコンピュータシステム
US8799620B2 (en) * 2007-06-01 2014-08-05 Intel Corporation Linear to physical address translation with support for page attributes
US8166276B2 (en) * 2009-02-27 2012-04-24 Advanced Micro Devices, Inc. Translate and verify instruction for a processor
JP5716537B2 (ja) * 2011-05-20 2015-05-13 日本電気株式会社 記憶媒体制御装置、記憶装置、記憶媒体制御方法、プログラム
GB2491915A (en) * 2011-06-08 2012-12-19 Inst Information Industry Super operating system for a heterogeneous computer system
US9152570B2 (en) * 2012-02-27 2015-10-06 Vmware, Inc. System and method for supporting finer-grained copy-on-write page sizes
GB2514107B (en) * 2013-05-13 2020-07-29 Advanced Risc Mach Ltd Page table data management

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102473169A (zh) * 2009-12-31 2012-05-23 英特尔公司 动态系统重新配置

Also Published As

Publication number Publication date
JP6552512B2 (ja) 2019-07-31
KR102114941B1 (ko) 2020-06-08
EP3060992A4 (en) 2017-06-28
EP3060992A1 (en) 2016-08-31
US10223280B2 (en) 2019-03-05
WO2015061731A1 (en) 2015-04-30
US20180307619A1 (en) 2018-10-25
CN105814547A (zh) 2016-07-27
US10025721B2 (en) 2018-07-17
US20150120978A1 (en) 2015-04-30
EP3060992B1 (en) 2019-11-27
JP2017502435A (ja) 2017-01-19
KR20160076532A (ko) 2016-06-30

Similar Documents

Publication Publication Date Title
CN105814547B (zh) 输入/输出内存映射单元和北桥
CN103827839B (zh) 用于在支持共享虚拟存储器的异构计算系统中的tlb关闭的方法和装置
CN111177030B (zh) 混合存储器管理
CN102804103B (zh) 用于在源和目标处理电路间转移工作量的数据处理装置和方法
JP3914541B2 (ja) アドレスに基づいた処理制約のブロッキング
US9384132B2 (en) Emulated message signaled interrupts in a virtualization environment
US8762599B2 (en) Delegating a poll operation to another device
JP2011065650A (ja) ローカル物理メモリとリモート物理メモリとの間で共有されるバーチャルメモリのためのハードウェアサポートの提供
JP2015079542A (ja) 割り込み分配スキーム
JP2017530436A (ja) 異種共有仮想メモリにおけるオンデマンド共有可能性変換
TWI693549B (zh) 用於資料處理中的內文感知屏障的設備及方法
CN104919417A (zh) 用于在每线程的基础上跟踪tlb清除的装置和方法
US20130054896A1 (en) System memory controller having a cache
TW201032055A (en) Technique for communicating interrupts in a computer system
WO2017112529A1 (en) Configuration arbiter for multiple controllers sharing a link interface
US9311243B2 (en) Emulated message signaled interrupts in multiprocessor systems
Kornaros et al. Towards full virtualization of heterogeneous noc-based multicore embedded architectures
CN115087961A (zh) 用于相干及非相干存储器请求的仲裁方案
US11782832B2 (en) Low latency host processor to coherent device interaction
Bost Hardware support for robust partitioning in freescale qoriq multicore socs (p4080 and derivatives)
Bratt HSA queueing.
Kornaros et al. An IOMMU for hardware-assisted full virtualization of heterogeneous multi-core SoCs
Goodacre The effect and technique of System Coherence in ARM Multicore Technology
HK1246906A1 (en) Hybrid memory management
HK1246906A (en) Hybrid memory management

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant