CN105703974A - Residence time error testing device of residence time calibration switch - Google Patents

Residence time error testing device of residence time calibration switch Download PDF

Info

Publication number
CN105703974A
CN105703974A CN201610181758.9A CN201610181758A CN105703974A CN 105703974 A CN105703974 A CN 105703974A CN 201610181758 A CN201610181758 A CN 201610181758A CN 105703974 A CN105703974 A CN 105703974A
Authority
CN
China
Prior art keywords
module
message
packet
transmission
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610181758.9A
Other languages
Chinese (zh)
Inventor
蔡明�
肖齐
陈裕云
周小兵
周铀
毛鹏
杨威
周迪
彭淑明
吴珂
程文星
孙扬
姚文昊
刘宇
潘舒婷
黄祎俊
周盛
徐波
钱洁
宗征宇
杨经超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
WUHAN KEMOV ELECTRIC CO Ltd
State Grid Corp of China SGCC
State Grid Jiangxi Electric Power Co Ltd
Original Assignee
WUHAN KEMOV ELECTRIC CO Ltd
State Grid Corp of China SGCC
State Grid Jiangxi Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WUHAN KEMOV ELECTRIC CO Ltd, State Grid Corp of China SGCC, State Grid Jiangxi Electric Power Co Ltd filed Critical WUHAN KEMOV ELECTRIC CO Ltd
Priority to CN201610181758.9A priority Critical patent/CN105703974A/en
Publication of CN105703974A publication Critical patent/CN105703974A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks
    • H04L43/10Active monitoring, e.g. heartbeat, ping or trace-route
    • H04L43/106Active monitoring, e.g. heartbeat, ping or trace-route using time related information in packets, e.g. by adding timestamps
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks
    • H04L43/08Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0823Errors, e.g. transmission errors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/55Prevention, detection or correction of errors
    • H04L49/555Error detection

Abstract

The invention discloses a residence time error testing device of a residence time calibration switch. The residence time error testing device comprises a master control CPU and a PCIE module which is connected with the master control CPU. A PCIE module is connected with an MAC module. The transmitting end of the MAC module is connected with a transmitting message preamble triggering module. The receiving end of the MAC module is connected with a receiving message preamble triggering module. The transmitting message preamble triggering module is connected with a data storage unit through a transmitting message time marking module. The receiving message preamble triggering module is connected with a coupling module through a receiving time marking module. The transmitting message time marking module and the receiving message time marking module are connected with a local time module. The data storage unit is connected with the coupling module. The coupling module is connected with the PCIE module. The residence time error testing device has a simple structure and furthermore can finish residence time testing just through one device. Simple wiring and convenient use are realized.

Description

A kind of residence time demarcates switch residence time error testing device
Technical field
The present invention relates to intelligent substation of electric power system electrical secondary system relay protection test field, be specifically related to a kind of residence time and demarcate switch residence time error testing device, it is adaptable to intelligent substation residence time demarcates the residence time error testing of switch。
Background technology
The intelligent substation that current State Grid Corporation of China puts into operation have employed the pattern that protection device is directly sampled mostly, namely the voltage and current signal merging unit collection converts IEC61850-9-2 standard digital message transmissions to protective relaying device, merging adopts optical fiber to be directly connected to (without switch) between unit and protection device, the advantage of this direct sample mode is that protection device can realize interpolation algorithm sample-synchronous by hardware timestamping, thus breaking away from the dependence to clock system, but its shortcoming is also apparent from, namely Substation Process layer network is complicated, some signal of process layer is transmitted by network, and signal transmits not past network greatly, in addition, protection device under this pattern, merge unit light mouth quantity many, heating is serious, the stability that impact runs, and the number of fibers of whole transformer station is greatly increased, operation maintenance difficulty, investment cost is high。
Directly sample Problems existing to solve protection device; it is proposed residence time and demarcates switch; it is a kind of special switch of intelligent substation; IEC61850-9-2 sampling value message residence time in a switch is demarcated in the specific fields of IEC61850-9-2 message by this switch; for multiple stage cascaded switches, this nominal time is the accumulative of cascaded switches residence time。Residence time demarcates switch can realize sampling value message through switch transmission; and synchronize the clock system not relying in station; because the time merging unit sampling, conversion and switch transmission extremely protection device is all measurable; therefore, still can pass through interpolation algorithm and realize the sample-synchronous of protection。
Element differential protection in relay protection; such as transformer differential protection, bus differential protecting; different interval can be gathered and merge the sampled value of unit; by its principle, differential protection determines that the sampling of different interval needs significantly high synchronization accuracy; therefore residence time required precision switch demarcated is also significantly high; adopt any means to measure switch and demarcate the precision of residence time, be problem anxious to be resolved。Current means of testing is, adopt the measurement of Network records analyser, the IEC61850-9-2 numeral message signals merging unit output is connected to Network records analyser by physics beam splitter, switch output is connected to Network Analyzer, record a period of time message, utilize Network Analyzer that each frame message of input and output is demarcated the function of hardware timestamping, find out input, export a corresponding frame message, its time difference is calculated according to timestamp, press the nominal time in IEC61850 model analyzing message again, carry out manpower comparing pair。This mode needs additional beam splitter, simultaneously, it is necessary to manually search input, outgoing message carries out manpower comparing pair, and workload is big, efficiency is low, and is difficulty with the long-time on-line testing to clearing house ports having。
Summary of the invention
It is an object of the invention to the problems referred to above existed for prior art, it is provided that a kind of residence time demarcates switch residence time error testing device。
A kind of residence time demarcates switch residence time error testing device, also includes:
Master cpu, for sending message by PCIE module transfer to MAC module, for being received the reception message of MAC module transmission by PCIE module, is sent data envelope and is contained in transmission message, receive data envelope and be contained in reception message;
MAC module, for being converted to transmission network packet by sending message and be sent out by the transmitting terminal of MAC module, for collecting reception network packet by the receiving terminal of MAC module and being converted to reception message;
Send message preamble detection trigger module, during for having transmission network packet to send according to the transmitting terminal of preamble detection to MAC module, generate a mark code corresponding with the content sending packet sending in network packet, the transmission port information that also numbering of the MAC module of generation and transmission transmission packet is corresponding, is sent to transmission message time mark module by the mark code corresponding with sending packet and transmission port information;
Transmission message time mark module, the time according to local zone time module that is used for generates and sends the transmission timestamp that packet is corresponding, and the mark code corresponding with sending packet, transmission port information and transmission timestamp are sent to data storage element and are stored;
Receive message preamble detection trigger module, during for having reception network packet to receive according to the receiving terminal of preamble detection to MAC module, generate a mark code corresponding with the content receiving packet receiving in network packet, also generate the receiving port information that the numbering of the MAC module receiving packet with transmission is corresponding, the mark code corresponding with receiving packet and receiving port information are sent to reception message time mark module;
Reception message time mark module, generates for the time according to local zone time module and receives the reception timestamp that packet is corresponding, and the mark code corresponding with receiving packet, receiving port information and reception timestamp are sent to matching module;
Matching module, for reading the identification code that send packet identical with the mark code receiving packet in data storage element, and obtain corresponding transmission port information according to the mark code sending packet and send timestamp, and by transmission timestamp corresponding to mark code and this identification code, receive timestamp, send port information and receiving port information issues master cpu by PCIE module;
Master cpu calculates the time difference sending timestamp, reception timestamp that same identification code is corresponding。
As above receive message preamble detection trigger module and send message preamble detection trigger module to generate the mode of mark code identical, all adopting Cyclic Redundancy Algorithms, the transmission packet of identical content and receive packet only one mark code of correspondence。
The message time mark module that sends as above all includes input terminal, time latch and output module with reception message time mark module,
Input terminal, is used for receiving mark code, receiving port information or sending port information and be sent to time latch;
Time latch, for being sent to output module by the reception timestamp currently obtained from local zone time module or transmission timestamp export together with mark code, receiving port information or transmission port information。
The message that sends as above is that IEC61850-9-2 sends message, described reception message is that IEC61850-9-2 receives message, described transmission packet is encapsulated in IEC61850-9-2 as sample values and sends in message, and described reception packet is encapsulated in IEC61850-9-2 as sample values and receives in message。
The present invention has the advantages that relative to prior art
Compared with the metering system adopting Network records analyser, the measurement system that this device is constituted is simple, only needs a table apparatus can complete test, and wiring is simple。This device sends the IEC61850-9-2 with hardware timestamping and sends message, and each frame IEC61850-9-2 received is received message demarcation hardware timestamping, Auto-matching sends the transmission data received in message and receives data, it is thus achieved that send the residence time in the transmission link that port information is corresponding with receiving port information。
Accompanying drawing explanation
Fig. 1 is the overall structure schematic diagram of the present invention;
Fig. 2 is the structural representation of the residence time computing module of the present invention;
Fig. 3 is the structural representation sending message time mark module/reception message time mark module of the present invention。
Detailed description of the invention
Below in conjunction with accompanying drawing, technical scheme is described in further detail。
As shown in Fig. 1~Fig. 2, a kind of residence time demarcates switch residence time error testing device, including master cpu and the PCIE module that is connected with master cpu, PCIE module is connected with MAC module, the transmitting terminal of MAC module is connected with sending message preamble detection trigger module, the receiving terminal of MAC module is connected with receiving message preamble detection trigger module, send message preamble detection trigger module and be connected with data storage element by sending message time mark module, receive message preamble detection trigger module and be connected with matching module by receiving message time mark module, send message time mark module and reception message time mark module is all connected with local zone time module, data storage element is connected with matching module, matching module is connected with PCIE module。
As shown in Figure 3, send message time mark module and reception message time mark module all includes input terminal, time latch and output module, input terminal is connected with time latch, and time latch is connected with output module, and time latch is connected with local zone time module。
Master cpu, for sending message by PCIE module transfer to MAC module, is additionally operable to be received by PCIE module the reception message of MAC module transmission, sends data envelope and be contained in transmission message, receive data envelope and be contained in reception message。
Master cpu will be packaged with the transmission message sending packet by PCIE module transfer to MAC module, MAC module is converted to transmission network packet by sending message and is sent out by the transmitting terminal of MAC module, when the transmitting terminal of MAC module has transmission network packet, send whether message preamble detection trigger module can have network packet to send according to the preamble detection sending network packet, once detecting that network packet is sent out by the transmitting terminal of MAC module, then send message preamble detection trigger module and generate a mark code corresponding with the content to the transmission packet in this transmission network packet, owing to MAC module is multiple, send message preamble detection trigger module and also generate the transmission port information corresponding with the numbering transmitting the MAC module sending packet。Send message preamble detection trigger module and the mark code corresponding with sending packet and transmission port information are sent to transmission message time mark module, transmission message time mark module generates according to the time of local zone time module and sends the transmission timestamp that packet is corresponding, sends message time mark module and mark code corresponding for this transmission packet, transmission port information and transmission timestamp are sent to data storage element and are stored。
When the receiving terminal of MAC module receives reception network packet, receive whether message preamble detection trigger module can have network packet to receive according to the preamble detection receiving network packet, once when detection has the receiving terminal that network packet passes through MAC module to receive, then receive message preamble detection trigger module and generate the mark code corresponding with the content receiving packet receiving in network packet, the mode receiving message preamble detection trigger module and send message preamble detection trigger module generation mark code is identical, all can adopt Cyclic Redundancy Algorithms, make the transmission packet of identical content and receive a packet only corresponding mark code, this algorithm is existing algorithm, it is not related to the improvement of method。Owing to MAC module is multiple, receive message preamble detection trigger module and also generate the receiving port information corresponding with the numbering transmitting the MAC module receiving packet。Receive message preamble detection trigger module and the mark code corresponding with receiving packet content and receiving port information are sent to reception message time mark module。Receive message time mark module and generate, according to the time of local zone time module, the reception timestamp that reception packet is corresponding。Receive message time mark module and mark code corresponding for this reception packet, receiving port information and reception timestamp are sent to matching module, matching module for reading the identification code of transmission packet identical with the mark code receiving packet in data storage element, and the mark code acquisition according to transmission packet sends transmission port information corresponding to packet and sends timestamp, and transmission timestamp corresponding to mark code and this identification code, reception timestamp, transmission port information and receiving port information are issued master cpu by PCIE module;Master cpu calculates the time difference sending timestamp, reception timestamp that same identification code is corresponding。
As a kind of preferred version, sending message is that IEC61850-9-2 sends message, and receiving message is that IEC61850-9-2 receives message。Receive packet to be encapsulated in IEC61850-9-2 transmission message as sample values。Receive packet to be encapsulated in IEC61850-9-2 reception message as sample values。Residence time is demarcated switch and is sent addition residence time in message at IEC61850-9-2, finally receive message transmissions to MAC module as IEC61850-9-2, demarcate switch residence time of record in IEC61850-9-2 transmission message according to sending timestamp, the time difference receiving timestamp and residence time, both can obtain sending the residence time in the transmission link that port information is corresponding with receiving port information。
As shown in Figure 3, when input terminal inputs mark code, receiving port information (or sending port information) to time latch, the current reception timestamp (or sending timestamp) obtained from local zone time module is sent to output module exports together with mark code, receiving port information (or sending port information) by time latch。
Specific embodiment described herein is only to present invention spirit explanation for example。Described specific embodiment can be made various amendment or supplements or adopt similar mode to substitute by those skilled in the art, but without departing from the spirit of the present invention or surmount the scope that appended claims is defined。

Claims (4)

1. a residence time demarcates switch residence time error testing device, it is characterised in that also include:
Master cpu, for sending message by PCIE module transfer to MAC module, for being received the reception message of MAC module transmission by PCIE module, is sent data envelope and is contained in transmission message, receive data envelope and be contained in reception message;
MAC module, for being converted to transmission network packet by sending message and be sent out by the transmitting terminal of MAC module, for collecting reception network packet by the receiving terminal of MAC module and being converted to reception message;
Send message preamble detection trigger module, during for having transmission network packet to send according to the transmitting terminal of preamble detection to MAC module, generate a mark code corresponding with the content sending packet sending in network packet, the transmission port information that also numbering of the MAC module of generation and transmission transmission packet is corresponding, is sent to transmission message time mark module by the mark code corresponding with sending packet and transmission port information;
Transmission message time mark module, the time according to local zone time module that is used for generates and sends the transmission timestamp that packet is corresponding, and the mark code corresponding with sending packet, transmission port information and transmission timestamp are sent to data storage element and are stored;
Receive message preamble detection trigger module, during for having reception network packet to receive according to the receiving terminal of preamble detection to MAC module, generate a mark code corresponding with the content receiving packet receiving in network packet, also generate the receiving port information that the numbering of the MAC module receiving packet with transmission is corresponding, the mark code corresponding with receiving packet and receiving port information are sent to reception message time mark module;
Reception message time mark module, generates for the time according to local zone time module and receives the reception timestamp that packet is corresponding, and the mark code corresponding with receiving packet, receiving port information and reception timestamp are sent to matching module;
Matching module, for reading the identification code that send packet identical with the mark code receiving packet in data storage element, and obtain corresponding transmission port information according to the mark code sending packet and send timestamp, and by transmission timestamp corresponding to mark code and this identification code, receive timestamp, send port information and receiving port information issues master cpu by PCIE module;
Master cpu calculates the time difference sending timestamp, reception timestamp that same identification code is corresponding。
2. a kind of residence time according to claim 1 demarcates switch residence time error testing device, it is characterized in that, described reception message preamble detection trigger module is identical with the mode sending message preamble detection trigger module generation mark code, all adopt Cyclic Redundancy Algorithms, the transmission packet of an identical content and reception packet only corresponding mark code。
3. a kind of residence time according to claim 1 demarcates switch residence time error testing device, it is characterized in that, described transmission message time mark module and reception message time mark module all include input terminal, time latch and output module
Input terminal, is used for receiving mark code, receiving port information or sending port information and be sent to time latch;
Time latch, for being sent to output module by the reception timestamp currently obtained from local zone time module or transmission timestamp export together with mark code, receiving port information or transmission port information。
4. a kind of residence time according to claim 1 demarcates switch residence time error testing device, it is characterized in that, described transmission message is that IEC61850-9-2 sends message, described reception message is that IEC61850-9-2 receives message, described transmission packet is encapsulated in IEC61850-9-2 as sample values and sends in message, and described reception packet is encapsulated in IEC61850-9-2 as sample values and receives in message。
CN201610181758.9A 2016-03-24 2016-03-24 Residence time error testing device of residence time calibration switch Pending CN105703974A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610181758.9A CN105703974A (en) 2016-03-24 2016-03-24 Residence time error testing device of residence time calibration switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610181758.9A CN105703974A (en) 2016-03-24 2016-03-24 Residence time error testing device of residence time calibration switch

Publications (1)

Publication Number Publication Date
CN105703974A true CN105703974A (en) 2016-06-22

Family

ID=56231640

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610181758.9A Pending CN105703974A (en) 2016-03-24 2016-03-24 Residence time error testing device of residence time calibration switch

Country Status (1)

Country Link
CN (1) CN105703974A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112350869A (en) * 2020-11-06 2021-02-09 广东电网有限责任公司 Method and system for detecting point-to-point time response performance of substation automation system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2477357A1 (en) * 2011-01-12 2012-07-18 Alcatel Lucent Traceroute delay diagnostic command
CN103888320A (en) * 2014-04-14 2014-06-25 北京四方继保自动化股份有限公司 Switch device and method for measuring transmission delay through FPGA
CN104065442A (en) * 2014-07-09 2014-09-24 西安丙坤电气有限公司 Method for acquiring reception message hardware timestamp in sampling communication task
CN104378257A (en) * 2014-11-07 2015-02-25 国家电网公司 Implementation system and method for delay informing during intelligent substation process level network switching
CN104836705A (en) * 2015-05-13 2015-08-12 国家电网公司 Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2477357A1 (en) * 2011-01-12 2012-07-18 Alcatel Lucent Traceroute delay diagnostic command
CN103888320A (en) * 2014-04-14 2014-06-25 北京四方继保自动化股份有限公司 Switch device and method for measuring transmission delay through FPGA
CN104065442A (en) * 2014-07-09 2014-09-24 西安丙坤电气有限公司 Method for acquiring reception message hardware timestamp in sampling communication task
CN104378257A (en) * 2014-11-07 2015-02-25 国家电网公司 Implementation system and method for delay informing during intelligent substation process level network switching
CN104836705A (en) * 2015-05-13 2015-08-12 国家电网公司 Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112350869A (en) * 2020-11-06 2021-02-09 广东电网有限责任公司 Method and system for detecting point-to-point time response performance of substation automation system

Similar Documents

Publication Publication Date Title
US20200309829A1 (en) On-line monitoring system for the performance of the measurement equipment in the entire power grid based on wide-area synchronous measurement
CN102055544B (en) System and method for synchronously monitoring secondary equipment time of power supply system
RU2577245C2 (en) Merging unit and method of operating merging unit
CN102901881B (en) On-site debugging method for digital substation
CN103777104B (en) Digitalized substation secondary signal transmission system time-delay characteristics test device and method
CN204515048U (en) Digital transformer substation intelligent tester
CN101814771B (en) Universal testing interface
CN104297593B (en) Punctuality error detection method for intelligent substation merging unit
CN108872910B (en) Timing system and method for online verification of power quality monitoring device
CN109900994A (en) Intelligent substation secondary circuit comprehensive performance testing system and working method
CN108693493A (en) A kind of calibration system and calibration method for standard equipment for monitoring power quality
CN107677982A (en) A kind of digitalized electrical energy meter on-site calibrating method and device
CN104007410A (en) Digital electric energy meter verifying device
CN105703974A (en) Residence time error testing device of residence time calibration switch
CN109557401A (en) A kind of analysis method of intelligent substation secondary circuit time-delay characteristics
CN204789827U (en) Intelligent substation merging cells error testing arrangement that keeps time
CN203551467U (en) Online monitoring system for sulfur hexafluoride switch
CN203084183U (en) Electronic mutual inductor calibration test device based on IEEE1588 time setting mode
CN106019202A (en) Multi-channel digital standard electric energy meter
CN205231703U (en) System based on optics current transformer improve reliability of relay protection
CN210775824U (en) Separation test system of electronic transformer
CN105376119A (en) Intelligent transformer substation system grade time characteristic testing device
CN109471060B (en) Device for monitoring metering accuracy of digital electric energy meter on line
CN106341744A (en) System and method for testing synchronization feature of synchronous passive optical network
CN103499807A (en) Checking device and method for eliminating truncation errors of digital electric energy meter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20160622