CN105679272B - Display device and driving circuit thereof - Google Patents

Display device and driving circuit thereof Download PDF

Info

Publication number
CN105679272B
CN105679272B CN201610227162.8A CN201610227162A CN105679272B CN 105679272 B CN105679272 B CN 105679272B CN 201610227162 A CN201610227162 A CN 201610227162A CN 105679272 B CN105679272 B CN 105679272B
Authority
CN
China
Prior art keywords
voltage
those
control
level
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610227162.8A
Other languages
Chinese (zh)
Other versions
CN105679272A (en
Inventor
奚鹏博
詹欣哲
苏松宇
林勇旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AU Optronics Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Publication of CN105679272A publication Critical patent/CN105679272A/en
Application granted granted Critical
Publication of CN105679272B publication Critical patent/CN105679272B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a display device and a driving circuit thereof. The driving circuit comprises a plurality of first control lines, a plurality of second control lines, a plurality of first switches and a plurality of second switches. The first control line is used for transmitting a plurality of first control signals. The second control line is used for transmitting a plurality of second control signals. A control terminal of the first switch is used for receiving a corresponding one of the first control signals. A control terminal of the second switch is used for receiving a corresponding one of the second control signals. The first control signal is switched between a first enable voltage and a first disable voltage to turn on the first switch. The second control signal is switched between a second enabling voltage and a second disabling voltage to conduct the second switch. The second enabling voltage is different from the first enabling voltage, and the second forbidden voltage is different from the first forbidden voltage.

Description

Display device and its drive circuit
Technical field
Present invention is on a kind of display device.Specifically, present invention is shown on a kind of active-matrix Device.
Background technology
In recent years, as the fast development of large scale liquid crystal display panel, multiplexer are used among drive circuit, with Reduce the source drive element number needed for large scale liquid crystal display panel.
However, being limited to the element characteristic in multiplexer, the charging current of data wire can gradually be dropped with charging process It is low so that display panel undercharge or to need the long period to complete to charge, and then influence panel entirety uniformity.Cause How this, improve the drive circuit in display panel, actually in the art heavy to improve charging quality of the multiplexer to data wire The research theme wanted.
The content of the invention
To solve the above problems, an aspect of present invention is a kind of drive circuit.Drive circuit includes a plurality of first Control line, a plurality of second control line, multiple first switches and multiple second switches.First control line is transmitting multiple first Control signal.Second control line is transmitting multiple second control signals.One control terminal of first switch is receiving the first control Corresponding one in signal processed.One control terminal of second switch is receiving in the second control signal corresponding one.First control Signal processed switches between the first enable voltage and the first forbidden energy voltage, to turn on first switch.Second control signal is in second Switch between enable voltage and the second forbidden energy voltage, to turn on second switch.Second enable voltage is different from the first enable voltage, and Two forbidden energy voltages are different from the first forbidden energy voltage.
Another aspect of present invention is a kind of display device.Display device include multi-strip scanning line, a plurality of data lines, Pel array and on-off circuit.Data wire includes a plurality of first data wire of spaced-apart relation and a plurality of second data Line.Pel array includes multiple pixels.Pixel is electrically connected at the one of the corresponding one of scan line and data wire accordingly.Open Powered-down road is electrically connected at data wire, to receive the first data voltage and the second data voltage, and according to the first data voltage With the electricity of multiple first control signals in the respective reversing switch circuit of the second data voltage and multiple second control signals Press level.
In summary, present invention is through the voltage for accordingly switching the control signal that multiplexer receives in different picture frames Level, the power needed for drive circuit can be saved, and one-transistor is used in the case where maintaining to pixel charge efficiency Multiplexer is made, reduces the holistic cost of drive circuit.
Brief description of the drawings
Fig. 1 is the schematic diagram of the display device according to depicted in present invention section Example.
Fig. 2 is the schematic diagram of the multiplexer module in Fig. 1 according to depicted in present invention section Example.
Fig. 3 is scanning voltage signal according to depicted in present invention section Example, the first control signal and the The signal waveform graph of a relation of two control signals.
Fig. 4 is the schematic diagram of the control module in Fig. 1 according to depicted in present invention section Example.
Fig. 5 is the schematic diagram of the multiplexer module in Fig. 1 according to depicted in present invention other parts embodiment.
Fig. 6 is the schematic diagram of the multiplexer module in Fig. 1 according to depicted in present invention other parts embodiment.
Wherein, reference:
100 display devices
120 pel arrays
130 source electrode drivers
140 on-off circuits
142 multiplexer modules
144 control modules
150 gate drivers
160 time schedule controllers
R1, G1, B1, R2, G2, B2 pixel
DL1~DLm data wires
SL1~SLn scan lines
Vdata1~Vdatam data voltage signals
VSL1~VSLn scanning voltage signals
CS switch controlling signals
CTR scan control signals
The control signal of CS1_R, CS1_G, CS1_B first
The control signal of CS2_R, CS2_G, CS2_B second
Clk1~Clkn exports clock signal
Data data-signals
S1~S6 data voltages
SW1_R, SW1_G, SW1_B first switch
SW2_R, SW2_G, SW2_B second switch
F1, F2 picture frame
During D1~Dn
P1, P2, P3 period
LS11, LS12, LS21, LS22 current potential converting unit
SW11, SW12, SW21, SW22 control switch unit
DS1~DS4 signals
POL polarity inversion signals
VGH1, VGH2, VGL1, VGL2 reference voltage
CS_11, CS_12, CS_21, CS_22 control signal
SW_R11、SW_G11、SW_B11、SW_R12、SW_G12、SW_B12、SW_R21、SW_G21、SW_B21、SW_ R22, SW_G22, SW_B22 are switched
Embodiment
Hereafter coordinate accompanying drawing to elaborate for embodiment, to more fully understand the aspect of present invention, but provided Embodiment and be not used to the scope that is covered of the limitation present invention, and the description of structure operation be not used to limit its perform it is suitable Sequence, any structure reconfigured by element is produced to have equal and other effects device, is all the scope that the present invention is covered. In addition, according to the standard and practice of industry, schema is mapped only for the purpose of aid illustration not according to full size, actual The size of upper various features can be increased or decreased arbitrarily in order to illustrate.Similar elements will be with identical symbol in the description below Indicate to illustrate in order to understand.
In word (terms) used in full piece specification and claims protection domain, in addition to having and especially indicating, lead to Often with have each word using in this area, in content disclosed herein with the usual meaning in special content.It is some to The word of the present invention is described by lower or discuss in the other places of this specification, to provide those skilled in the art relevant of the invention Description on extra guiding.
In addition, word "comprising", " comprising ", " having ", " containing " etc. used in herein, are open Term, that is, mean " including but not limited to ".In addition, used herein " and/or ", comprising one or more in associated listed items Any one and its all combination of individual project.
In this article, when an element is referred to as " connecting " or when " coupling ", can refer to " electric connection " or " electric property coupling ". " connection " or " coupling " also can be used to represent to be collocated with each other operation or interactive between two or multiple element.Although in addition, make herein Different elements are described with the term such as " first ", " second ", the term is only to distinguish the element described with constructed term Or operation.Indicated unless context understands, otherwise order or cis-position are not especially censured or implied to the term, is also not used to limit The present invention.
It refer to Fig. 1.Fig. 1 is the schematic diagram of the display device 100 according to depicted in present invention section Example.Such as Shown in Fig. 1, display device 100 include scan line SL1~SLn, data wire DL1~DLm, pel array 120, on-off circuit 140, Source electrode driver 130, gate drivers 150 and time schedule controller 160.
In some embodiments, pel array 120 is included in and arranged between data wire DL1~DLm and scan line SL1~SLn It is classified as multiple pixel R1, G1, B1, R2, G2, B2 of array.The phase in scan line SL1~SLn is electrically connected in each pixel Corresponding one in the one and data wire DL1~DLm answered.It is worth noting that, in Fig. 1 pixel R1~B2 configuration mode Only illustrate and be used, and be not used to limit present invention.Various different pixels configuration modes are also in the consideration of present invention Within the scope of.
In some embodiments, pixel R1, G1, B1 and each self-contained switch of pixel R2, G2, B2 and storage capacitors.Open The first end of pass is electrically connected at corresponding data wire DL1~DLm, to receive data voltage signal Vdata1~Vdatam, Second end of switch is electrically connected at the first end of storage capacitors, and the control terminal of switch is electrically connected at corresponding scan line SL1 ~SLn, to receive scanning voltage signal VSL1~VSLn so that switch is according to scanning voltage signal VSL1~VSLn selectivity Ground turns on.Second end of storage capacitors is electrically connected to a reference voltage.Consequently, it is possible to work as scanning voltage signal VSL1 electric conductions When property is connected to the switch in scan line SL1 pixel R1~B2, the data voltage signal Vdata1 on data wire DL1 can be right Storage capacitors in pixel R1 are charged, and the data voltage signal Vdata2 on data wire DL2 can be to the storage in pixel G1 Deposit electric capacity to be charged, the data voltage signal Vdata3 on data wire DL3 can fill the storage capacitors in pixel B 1 Electricity, by that analogy.
As depicted in Fig. 1, pixel R1 is electrically connected at data wire DL1, pixel G1 is electrically connected at data wire DL2, pixel B1 is electrically connected at data wire DL3, pixel R2 is electrically connected at data wire DL5, pixel G2 is electrically connected at data wire DL5, as Plain B2 is electrically connected at data wire DL6.In some embodiments, pixel R1, R2 can be red pixel, and pixel G1, G2 can be green Color pixel, pixel B 1, B2 can be blue pixel.It is single that adjacent red pixel, green pixel and blue pixel forms a display Member.
In some embodiments, pel array 120 is using row conversion (Column inversion).Data wire DL1~DLm In both adjacent transmission data voltage signal Vdata1~Vdatam opposite polarities.In other words, when data wire DL1, DL3, When DL5 is respectively transmitted positive polarity data voltage to corresponding pixel R1, G2, B1, data wire DL2, DL4, DL6 are respectively transmitted negative pole Property data voltage is to corresponding pixel R2, G1, B2.On the other hand, when data wire DL1, DL3, DL5 are respectively transmitted negative polarity data When voltage is to corresponding pixel R1, G2, B1, data wire DL2, DL4, DL6 are respectively transmitted positive polarity data voltage to corresponding picture Plain R2, G1, B2.That is, in each picture frame (frame), pixel R1, G2, B1 and pixel R2, G1, B2 locate respectively In different polarity.
In some embodiments, source electrode driver 130 exports multiple data voltage S1, S2 to on-off circuit 140.It is worth note Meaning, for purposes of illustration only, two data voltages are only shown in Fig. 1, but present invention is not limited with these quantity.
In some embodiments, the output of gate drivers 150 scanning voltage signal VSL1~VSLn, which is exported to corresponding, sweeps Line SL1~SLn is retouched, and then turns on the switch in respective pixel R1~B2.For example, in scanning voltage signal VSL1 enable Period, the switch being electrically connected in scan line SL1 pixel R1~B2 will turn on, and in scanning voltage signal VSL2 enable Period, the switch being electrically connected in scan line SL2 pixel R1~B2 will turn on, by that analogy.
In some embodiments, the electric property coupling source electrode driver 130 of time schedule controller 160, on-off circuit 140 and grid Driver 150, to control the running of source electrode driver 130, on-off circuit 140 and gate drivers 150.
Specifically, in some embodiments, time schedule controller 160 exports at least a clock signal Clk1~Clkn and number It is believed that number Data is to source electrode driver 130 so that source electrode driver 130 is according to clock signal Clk1~Clkn and data-signal Data output data voltage S1, S2 is to on-off circuit 140.
In some embodiments, on-off circuit 140 includes multiplexer module 142 and control module 144.Multiplexer module 142 are electrically connected at source electrode driver 130 and data wire DL1~DLm, to provide data voltage signal Vdata1~ Vdatam is to drive pixel R1~B2 in pel array 120.Specifically, multiplexer module 142 connects from source electrode driver 130 Data voltage S1, S2 are received, and data voltage S1, S2 are selectively delivered to by phase according to multiple control signal CS1_R~CS2_B Data wire DL1~the DLm answered.
Control module 144 is electrically connected at time schedule controller 160, to receive switch control letter from time schedule controller 160 Number CS, and multiple first control signal CS1_R, CS1_G, CS1_B and multiple second controls are exported according to switch controlling signal CS Signal CS2_R, CS2_G, CS2_B processed are to multiplexer module 142, to control the operation of multiplexer module 142.In addition, in part In embodiment, control module 144 is more to export scan control signal CTR to gate drivers 150, with control gate driver 150 output scanning voltage signal VSL1~VSLn.
In present invention section Example, on-off circuit 140 is respective according to data voltage S1 and data voltage S2 The voltage quasi position for first control signal CS1_R, CS1_G, CS1_B that control module 144 exports in reversing switch circuit 140 And second control signal CS2_R, CS2_G, CS2_B voltage quasi position.For ease of illustration for the sake of, the tool of multiplexer module 142 Body structure and first control signal CS1_R, CS1_G, CS1_B and second control signal CS2_R, CS2_G, CS2_B control are more The mode of operation of work device module 142 illustrates collocation Fig. 2 and Fig. 3.It refer to Fig. 2.Fig. 2 is according to present invention part The schematic diagram of multiplexer module 142 in Fig. 1 depicted in embodiment.As shown in Fig. 2 in some embodiments, multiplexer mould Block 142 includes a plurality of first control line CL1_R, CL1_G, CL1_B, and a plurality of second control line CL2_R, CL2_G, CL2_B are multiple First switch SW1_R, SW1_G, SW1_B, multiple second switch SW2_R, SW2_G, SW2_B.
As depicted in Fig. 2, first control line CL1_R, CL1_G, CL1_B is respectively transmitting the first control signal CS1_ R、CS1_G、CS1_B.Second control line CL2_R, CL2_G, CL2_B respectively to transmit second control signal CS2_R, CS2_G, CS2_B。
First switch SW1_R, SW1_G, SW1_B control terminal be electrically connected in first control line CL1_R, CL1_G, CL1_B, to receive first control signal CS1_R, CS1_G, CS1_B.Similarly, second switch SW2_R, SW2_G, SW2_B Control terminal is electrically connected in second control line CL2_R, CL2_G, CL2_B, to receive the second control signal CS2_R, CS2_ G、CS2_B。
Consequently, it is possible to first switch SW1_R, SW1_G, SW1_B can according to first control signal CS1_R, CS1_G, CS1_B is selectively turned on, to provide driving current the one corresponding into data wire DL1, DL3, DL5.Similarly, second open Closing SW2_R, SW2_G, SW2_B can selectively turn on according to second control signal CS2_R, CS2_G, CS2_B, to provide drive The streaming current one corresponding into data wire DL2, DL4, DL6.In some embodiments, data voltage S1, S2 is in same picture frame (frame) it is the data voltage of dissimilar polarities in.In other words, when data voltage S1 is positive polarity, data voltage S2 is negative pole Property, and when data voltage S1 is negative polarity, data voltage S2 is positive polarity.Consequently, it is possible to pel array 120 can realize row Conversion so that the pixel on adjacent two data wire is respectively at different polarity.
It refer to Fig. 3.Fig. 3 be scanning voltage signal VSL1 according to depicted in present invention section Example~ VSLn, first control signal CS1_R~CS1_B and second control signal CS2_R~CS2_B signal waveform graph of a relation.
As shown in Figure 3.First control signal CS1_R, CS1_G, CS1_B in the first enable voltage and the first forbidden energy voltage it Between switch, to turn on first switch SW1_R, SW1_G, SW1_B.Similarly, second control signal CS2_R, CS2_G, CS2_B in Switch between second enable voltage and the second forbidden energy voltage, to turn on second switch SW2_R, SW2_G, SW2_B, wherein second causes Energy voltage is different from the first enable voltage, and the second forbidden energy voltage is different from the first forbidden energy voltage.
Specifically, in the embodiment depicted in Fig. 3, in picture frame F1, the scanning voltage on scan line SL1~SLn Signal VSL1~VSLn makes the switch conduction in the pixel of respective column during period D1~Dn is in enable.Lift For example, in period D1, scanning voltage signal VSL1 turns on corresponding pixel R1, G1, B1, R2, G2, B2 on scan line SL1.
As shown in figure 3, in period D1, first control signal CS1_R, CS1_G, CS1_B respectively at secondary period P1, P2, P3 is turned on.Similarly, second control signal CS2_R, CS2_G, CS2_B also turns on respectively at secondary period P1, P2, P3.In other words, First control signal CS1_R, CS1_G, CS1_B phase is different, second control signal CS2_R, CS2_G, CS2_B phase Position is different.
Specifically, when period D1 secondary period P1, switch SW1_R, SW2_R conducting in multiplexer module 142, make Multiplexer module 142 is obtained respectively according to pixel R1, R2 on data voltage S1, S2 output driving current to data wire DL1, DL4. Then, when period D1 secondary period P2, switch SW1_G, SW2_G conducting in multiplexer module 142 so that multiplexer module 142 respectively according to pixel G2, G1 on data voltage S1, S2 output driving current to data wire DL5, DL2.Then, in period During D1 time period P3, switch SW1_B, SW2_B in multiplexer module 142 are turned on so that the basis respectively of multiplexer module 142 Pixel B 1, B2 on data voltage S1, S2 output driving current to data wire DL3, DL6.
Similarly, during scan line SL2~SLn is turned in D2~Dn, first control signal CS1_R, CS1_G, CS1_B also turns on from second control signal CS2_R, CS2_G, CS2_B respectively at different time period P1, P2, P3,.
It is worth noting that, in picture frame F1, there is provided the data voltage S1 to pixel R1, G2, B1 is negative polarity, provided extremely Pixel R2, G1, B2 data voltage S2 are positive polarity.Therefore, control module 144 can be according to data voltage S1, S2 polarity of voltage Different first enable voltage, second enable voltages of the output with different high levles, and the first of different low levels respectively Forbidden energy voltage and the second forbidden energy voltage.For example, in some embodiments, in picture frame F1 on data wire DL2, DL4, DL6 Corresponding pixel is in positive polarity, and the second enable voltage has the first level (such as:14.5V), the second forbidden energy voltage has second Level is (such as:-1.5V).
In addition, upper corresponding pixel is in negative polarity, the first enable voltage on data wire DL1, DL3, DL5 in picture frame F1 With being different from the 3rd level of the first level (such as:8V), the first forbidden energy voltage has the 4th level for being different from the second level (such as:-8V).
Relatively, in next picture frame F2, because row is changed, there is provided to pixel R1, G2, B1 data voltage S1 from negative Dipole inversion is positive polarity, the data voltage S2 of offer to pixel R2, G1, B2 is converted to negative polarity from positive polarity.Now, data The upper corresponding pixel of line DL1, DL3, DL5 is in positive polarity, and the first enable voltage has the first level (such as:14.5V), first prohibits Energy voltage has the second level (such as:-1.5V).
In addition, the upper corresponding pixel of data wire DL2, DL4, DL6 is in negative polarity, the second enable voltage tool in picture frame F2 There is the 3rd level (such as:8V), the second forbidden energy voltage has the 4th level (such as:-8V).
With the difference of data voltage polarity, first switch SW1_R, SW1_G, SW1_B in multiplexer module 142 are flowed through With second switch SW2_R, SW2_G, SW2_B operating voltage and differing.Therefore it provides the enable voltage of different voltage quasi positions To first switch SW1_R, SW1_G, SW1_B and second switch SW2_R, SW2_G, SW2_B, it is right that multiplexer module 142 can be balanced The efficiency to be charged on different pieces of information line DL1~DLm.
For example, in some embodiments, the positive polarity data voltage warp when voltage range between about 5V~about 0V When being exported by first switch SW1_R, SW1_B, SW1_G to data wire DL1, DL3, DL5, in first switch SW1_R, SW1_B, During the enable of SW1_G conductings, grid voltage is about 14.5V.Therefore, gate-source voltage maximum can be about 14.5V, minimum It is about 9.5V.Now, negative polarity data voltage of the voltage range between 0V~-5V via second switch SW2_R, SW2_B, SW2_G is exported to data wire DL2, DL4, DL6, interior during the enable of second switch SW2_R, SW2_B, SW2_G conducting, grid Voltage is about 8V.Therefore, gate-source voltage maximum can be about 13V, minimum about 8V.Consequently, it is possible to multiplexer module 142 carries The driving current of confession can substantially maintain similar level, and then evenly data wire DL1~DLm is charged.
Specifically, in present invention section Example, control module 144 sets the first level accurate higher than the 3rd Position, the second level are higher than the 4th level.Consequently, it is possible to the pixel for providing highly polar data voltage, control module 144 can Higher voltage quasi position is provided.Thereby, the shorter signal conduction time (i.e.:Secondary period P1~P3) in, still ensure that basis Data voltage S1, S2 provide the size of the driving current to data wire DL1~DLm, and data are provided to shorten multiplexer module 142 Voltage signal Vdata1~Vdatam is carried out the required time of charging to each pixel in pel array 120, improves display dress Put 100 drive efficiency.Relatively, relatively low standard can be provided for the pixel for the data voltage for providing negative polarity, control module 144 The control signal of position, to reduce the power consumption of on-off circuit 140.
It is worth noting that, the quantity of the first control signal and the second control signal depicted in Fig. 3 is only with phase Example.In different embodiments, control module 144 can coordinate the setting of multiplexer module to adjust the first control signal and the second control The quantity and phase of signal processed.
In addition, the voltage value mentioned in previous embodiment is merely illustrative, and it is not used to limit present invention.Not With in embodiment, the first level, the second level, the numerical values recited of the 3rd level and the 4th level can all be adjusted according to actual demand It is whole.For example, in some embodiments, the first level can be about 8V, and the second level can be about 1V, and the 3rd level can be 3V, 4th level can be about -6V.Consequently, it is possible to for about 5V~about -5V data voltage, no matter data wire DL1~DLm is in just Polarity or negative polarity, grid voltage between source electrodes can maintain about more than 3V during enable, can be maintained during forbidden energy about- 1V, to maintain the normal operating of switch.
It refer to Fig. 4.Fig. 4 is showing for the control module 144 in Fig. 1 according to depicted in present invention section Example It is intended to.As shown in figure 4, control module 144 is electrically connected at first control line CL1_R, CL1_G, CL1_B and the second control line CL2_R, CL2_G, CL2_B, to according to polarity inversion signal POL export first control signal CS1_R, CS1_G, CS1_B with And second control signal CS2_R, CS2_G, CS2_B.
Specifically, in some embodiments, control module 144 include current potential converting unit LS11, LS12, LS21, LS22 and control switch unit SW11, SW12, SW21, SW22.Specifically, current potential converting unit LS11~LS22 can pass through Various level displacement shifters (level-shifter) and multiplexer (MUX) realize that control switch unit SW11~SW22 can be by each Kind transistor switch is realized.
As shown in figure 4, current potential converting unit LS11~LS22 is electrically connected at time schedule controller 160, wherein current potential is changed Unit LS11 is receiving reference voltage VGH1, reference voltage VGL1 and switch controlling signal CS and corresponding output signal DS1. First enable voltages of the signal DS1 with the first level and the first forbidden energy voltage with the second level.Current potential converting unit LS12 is receiving reference voltage VGH2, reference voltage VGL2 and switch controlling signal CS and corresponding output signal DS2.Signal First enable voltages of the DS2 with the 3rd level and the first forbidden energy voltage with the 4th level.In some embodiments, it is electric Any one can receive reference voltage VGH1, VGH2 and reference voltage VGL1, VGL2 simultaneously to position converting unit LS11~LS22, and according to To export scan control signal CTR.
Control switch unit SW11 be electrically connected at current potential converting unit LS11 and first control line CL1_R, CL1_G, Between CL1_B, control switch unit SW11 control terminal receiving polarity reverse signal POL.Control switch unit SW12 electrically connects It is connected between current potential converting unit LS12 and first control line CL1_R, CL1_G, CL1_B, control switch unit SW12 control End receives the polarity inversion signal complementary with polarity inversion signal POL.Thereby, control module 144 can be according to polarity inversion signal POL control controls switch unit SW11, SW12 keying is to export first control signal CS1_R, CS1_G, CS1_B.
Similarly, current potential converting unit LS21 is also controlled to receive reference voltage VGH1, reference voltage VGL1 and switch Signal CS processed and corresponding output signal DS3.Second enable voltages of the signal DS3 with the first level and with the second level Second forbidden energy voltage.Current potential converting unit LS22 believes to receive reference voltage VGH2, reference voltage VGL2 and switch control Number CS and corresponding output signal DS4.Second enable voltages of the signal DS4 with the 3rd level and second with the 4th level Forbidden energy voltage.
Control switch unit SW21 be electrically connected at current potential converting unit LS21 and second control line CL2_R, CL2_G, Between CL2_B, control switch unit SW21 control terminal receives the polarity inversion signal complementary with polarity inversion signal POL.Control Switch unit SW22 processed is electrically connected between current potential converting unit LS22 and second control line CL2_R, CL2_G, CL2_B, control Switch unit SW22 processed control terminal receiving polarity reverse signal POL.Thereby, control module 144 can be according to polarity inversion signal POL control controls switch unit SW21, SW22 keying is to export second control signal CS2_R, CS2_G, CS2_B.
Specifically, when polarity inversion signal POL represents data voltage S1 as positive polarity data voltage, data voltage S2 is During negative polarity data voltage, control switch unit SW11 conductings, the SW12 shut-offs of control switch unit so that control module 144 is defeated Go out there is the first level (such as:The first enable voltage 14.5V) and with the second level (such as:- 1.5V) the first forbidden energy electricity The signal DS1 of pressure to first control line CL1_R, CL1_G, CL1_B.In addition, control switch unit SW22 conductings, control switching list First SW21 shut-offs so that the output of control module 144 has the 3rd level (such as:The second enable voltage 8V) and accurate with the 4th Position is (such as:- 8V) the second forbidden energy voltage signal DS4 to second control line CL2_R, CL2_G, CL2_B.
On the other hand, when polarity inversion signal POL represents data voltage S1 as negative polarity data voltage, data voltage S2 is During positive polarity data voltage, control switch unit SW11 shut-offs, the SW12 conductings of control switch unit so that control module 144 is defeated Go out there is the 3rd level (such as:The first enable voltage 8V) and with the 4th level (such as:- 8V) the first forbidden energy voltage letter Number DS2 to first control line CL1_R, CL1_G, CL1_B.Switch unit SW22 shut-offs, the SW21 conductings of control switch unit are controlled, So that the output of control module 144 has the first level (such as:The second enable voltage 14.5V) and with the second level (such as:- Signal DS3 to second control line CL2_R, CL2_G, CL2_B of the second forbidden energy voltage 1.5V).
Consequently, it is possible to control module 144 can export show as depicted in fig. 3 first control signal CS1_R, CS1_G, CS1_B and second control signal CS2_R, CS2_G, CS2_B is to multiplexer module 142, to control in multiplexer module 142 One switch SW1_R, SW1_G, SW1_B and second switch SW2_R, SW2_G, SW2_B keying, realize the behaviour of on-off circuit 140 Make.Thereby, display device 100 can pass through time schedule controller 160, source electrode driver 130, gate drivers 150 and switch Each pixel in the cooperating driving pel array 120 of circuit 140.
It is worth noting that, the multiplexer module 142 shown in Fig. 2 is only one of possible embodiment of present invention, And it is not used to limit present invention.It refer to Fig. 5.Fig. 5 is more according to depicted in present invention other parts embodiment The schematic diagram of work device module 142.Compared with Fig. 2, in the multiplexer module 124 depicted in Fig. 5, switch SW_R11, SW_G11, SW_B11 control terminal switchs SW_R12, SW_G12, SW_B12 control to receive control signal CS_11 to control its keying End processed switchs SW_R21, SW_G21, SW_B21 control terminal to connect receiving control signal CS_12 to control its keying Control signal CS_21 is received to control its keying, switchs SW_R22, SW_G22, SW_B22 control terminal to receive control signal CS_22 is to control its keying.Data voltage S1 optionally provides driving current extremely according to switch SW_R11, SW_B12 keying Data wire DL1, DL3, data voltage S2 optionally provide driving current to data according to switch SW_G21, SW_R22 keying Line DL2, DL4.
Similarly, data voltage S3 optionally provides driving current to number according to switch SW_G11, SW_R12 keying According to line DL5, DL7, data voltage S4 optionally provides driving current to data wire according to switch SW_B21, SW_G22 keying DL6、DL8.Data voltage S5 according to switch SW_B11, SW_G12 keying optionally provide driving current to data wire DL9, DL11, data voltage S6 according to switch SW_R21, SW_B22 keying optionally provide driving current to data wire DL10, DL12.When data voltage S1, S3, S5 are in positive polarity, data voltage S2, S4, S6 are in negative polarity.When data voltage S1, When S3, S5 are in negative polarity, data voltage S2, S4, S6 are in positive polarity.
, can be by driving electricity that six groups of data voltage S1~S6 are provided consequently, it is possible to the multiplexer module 142 depicted in Fig. 5 Flow point is assigned to 12 data line DL1~DL12.In other words, in present invention difference embodiment, can freely adjust in a phase Between to split how many times in D1~Dn during.In the multiplexer module 142 shown in Fig. 2, it is divided into three coming half years during one Between, and the driving current that data voltage S1 is provided according to the handover operation of six control signals export respectively to data wire DL1, DL3, DL5, the driving current that data voltage S2 is provided export to data wire DL2, DL4, DL6 respectively, by that analogy.The opposing party Face, in the multiplexer module 142 shown in Fig. 5, during two times are divided into during one, and according to the switching of four control signals Operate the driving current that data voltage S1 is provided to export respectively to data wire DL1, DL3, the driving electricity that data voltage S2 is provided Stream exports to data wire DL2, DL4 respectively, by that analogy.
It refer to Fig. 6.Fig. 6 is showing for the multiplexer module 142 according to depicted in the embodiment of present invention other part It is intended to.Compared with Fig. 2, in the multiplexer module 124 depicted in Fig. 5, first switch SW1_R, SW1_G, SW1_B open with second SW2_R, SW2_G, SW2_B is closed all to be realized by P-type mos transistor (PMOS).Relatively, depicted in Fig. 2 Embodiment in, first switch SW1_R, SW1_G, SW1_B and second switch SW2_R, SW2_G, SW2_B are all by N-type metal oxygen Compound semiconductor transistor (NMOS) implementation.
In other words, in some embodiments, first switch SW1_R, SW1_G, SW1_B and second of multiplexer module 142 SW2_R, SW2_G, SW2_B are switched with the N-type of homotype or P-type mos transistor implementation.Due in the present invention When holding that on-off circuit 140 carries out dipole inversion between picture frame and picture frame in each embodiment, through adjustment enable voltage with prohibiting The voltage quasi position of energy voltage maintains charge efficiency.Thereby, the switch in present invention in multiplexer module 142 can use N-type or P Type metal oxide semiconductor transistor substitution CMOS (CMOS), is not sacrificing the feelings of charge efficiency The processing procedure cost of multiplexer is reduced under condition.
In summary, present invention is through above-described embodiment is applied, and accordingly switching multiplexer receives in different picture frames Control signal voltage quasi position, the power needed for drive circuit can be saved, and maintaining the situation to pixel charge efficiency The processing procedure of lower simplified multiplexer, reduce the holistic cost of drive circuit.
Although present invention is disclosed as above with embodiment, it is not limited to present invention, Ren Heben The technical staff in field, in the spirit and scope for not departing from present invention, when can make various changes or modifications, therefore this hair The protection domain of bright content is worked as to be defined depending on appended claims protection domain institute defender.

Claims (7)

1. a kind of drive circuit, it is characterised in that include:
A plurality of first control line, to transmit multiple first control signals;
A plurality of second control line, to transmit multiple second control signals;
Multiple first switches, a control terminal of those first switches is receiving one corresponding in those first control signals; And
Multiple second switches, a control terminal of those second switches is receiving one corresponding in those second control signals;
Wherein those first control signals switch between one first enable voltage and one first forbidden energy voltage, with turn on those One switch, those second control signals switch between one second enable voltage and one second forbidden energy voltage, with turn on those the Two switches, the second enable voltage is different from the first enable voltage, and the second forbidden energy voltage is different from the first forbidden energy voltage;The drive To drive multiple pixels in a pel array, a first end of wherein those first switches is electrically connected to each other dynamic circuit, Corresponding one in a plurality of first data wire is electrically connected in one second end of those first switches, when those the first data When those corresponding pixels are in positive polarity on line, the first enable voltage has one first level, the first forbidden energy voltage tool There is one second level, when those corresponding pixels are in negative polarity on those first data wires, the first enable voltage has One the 3rd level of first level is different from, the first forbidden energy voltage has one the 4th level for being different from second level.
2. drive circuit as claimed in claim 1 a, it is characterised in that first end of those second switches electrically connects each other Connect, corresponding one in multiple second data wires is electrically connected in one second end of those second switches, when those second When those corresponding pixels are in positive polarity on data wire, the second enable voltage has first level, second forbidden energy electricity Pressing element has second level, when those corresponding pixels are in negative polarity on those second data wires, the second enable voltage With the 3rd level is different from, the second forbidden energy voltage has the 4th level.
3. drive circuit as claimed in claim 1, it is characterised in that also include:
One control module, comprising:
One first current potential converting unit, to receive one first reference voltage, one second reference voltage and a switch control letter Number, and accordingly the first enable voltage of output with first level and first forbidden energy electricity with second level Pressure;
One second current potential converting unit, to receive one the 3rd reference voltage, one the 4th reference voltage and switch control letter Number and accordingly export the first enable voltage with the 3rd level and the first forbidden energy voltage with the 4th level;
One first control switch unit, is electrically connected between the first current potential converting unit and those first control lines;And
One second control switch unit, is electrically connected between the second current potential converting unit and those first control lines;
Wherein the control module controls the first control switch unit and the second control switching single according to a polarity inversion signal The keying of member is to export those the first control signals.
4. a kind of display device, it is characterised in that include:
Multi-strip scanning line;
A plurality of data lines, those data wires include a plurality of first data wire of spaced-apart relation and a plurality of second data wire;
One pel array, comprising multiple pixels, those pixels are electrically connected at the corresponding one of those scan lines and those numbers According to the corresponding one of line;And
One on-off circuit, those data wires are electrically connected at, to receive one first data voltage and one second data voltage, and According to multiple first control signals in first data voltage and the second data voltage respective polarity switching on-off circuit With the voltage quasi position of multiple second control signals;
The on-off circuit includes:
A plurality of first control line, to transmit those the first control signals;
A plurality of second control line, to transmit those the second control signals;
Multiple first switches, those first switches to be selectively turned on according to those first control signals, with provide this The one data voltage one corresponding into those first data wires;And
Multiple second switches, those second switches to be selectively turned on according to those second control signals, with provide this The two data voltages one corresponding into those second data wires, wherein second data voltage and the first data voltage polarity It is different;
Wherein those first control signals switch between one first enable voltage and one first forbidden energy voltage, with turn on those One switch, those second control signals switch between one second enable voltage and one second forbidden energy voltage, with turn on those the Two switches, the second enable voltage is different from the first enable voltage, and the second forbidden energy voltage is different from the first forbidden energy voltage;
The on-off circuit also includes:
One control module, those first control lines and those second control lines are electrically connected at, to according to a polarity inversion Those first control signals of signal output and those second control signals;
Wherein when the polarity inversion signal represent first data voltage as positive polarity data voltage when, the control module output tool There are the first enable voltage of one first level and the first forbidden energy voltage with one second level to those the first controls Line, and export the second enable voltage with one the 3rd level for being different from first level and be different from this second The second forbidden energy voltage of one the 4th level of level is to those the second control lines.
5. display device as claimed in claim 4, it is characterised in that when the polarity inversion signal represents second data voltage For positive polarity data voltage when, the control module the first enable voltage with the 3rd level of output and with the 4th The first forbidden energy voltage of level to those the first control lines, and export the second enable voltage with first level and The second forbidden energy voltage with second level is to those the second control lines.
6. display device as claimed in claim 4, it is characterised in that also comprising time schedule controller, to export a switch Control signal is to the on-off circuit;
Wherein the control module includes:
One first current potential converting unit, to receive one first reference voltage, one second reference voltage and switch control letter Number and accordingly export the first enable voltage with first level and the first forbidden energy voltage with second level;
One second current potential converting unit, to receive one the 3rd reference voltage, one the 4th reference voltage and switch control letter Number and accordingly export the first enable voltage with the 3rd level and the first forbidden energy voltage with the 4th level;
One first control switch unit, is electrically connected between the first current potential converting unit and those first control lines;And
One second control switch unit, is electrically connected between the second current potential converting unit and those first control lines;
The control module controls the first control switch unit and the second control switch unit according to the polarity inversion signal Open and close to export those the first control signals.
7. display device as claimed in claim 4, it is characterised in that the phase of those the first control signals is different, with First data voltage is provided to those the first data wires, the phase of those the second control signals is different, with provide this Two data voltages are to those the second data wires.
CN201610227162.8A 2016-02-22 2016-04-13 Display device and driving circuit thereof Active CN105679272B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW105105146 2016-02-22
TW105105146A TWI579823B (en) 2016-02-22 2016-02-22 Display device and driving circuit thereof

Publications (2)

Publication Number Publication Date
CN105679272A CN105679272A (en) 2016-06-15
CN105679272B true CN105679272B (en) 2017-12-22

Family

ID=56308961

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610227162.8A Active CN105679272B (en) 2016-02-22 2016-04-13 Display device and driving circuit thereof

Country Status (2)

Country Link
CN (1) CN105679272B (en)
TW (1) TWI579823B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108648680A (en) * 2018-06-25 2018-10-12 厦门天马微电子有限公司 A kind of display panel, its driving method, driving device and display device
CN108550342A (en) 2018-07-02 2018-09-18 京东方科技集团股份有限公司 Data drive circuit and its driving method, array substrate and display panel
CN108806586B (en) * 2018-08-30 2021-06-22 厦门天马微电子有限公司 Display panel, driving method thereof and display device
TWI680394B (en) * 2018-10-16 2019-12-21 友達光電股份有限公司 Voltage level shifter cirucit and display panel driving control method
CN111968588B (en) * 2020-07-31 2022-05-03 南京京东方显示技术有限公司 Multiplexing display panel

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101308642A (en) * 2008-05-21 2008-11-19 友达光电股份有限公司 Flat display device of driving structure of narrow rim and driving method thereof
CN101510398A (en) * 2008-02-15 2009-08-19 中华映管股份有限公司 Source electrode drive circuit
CN101685594A (en) * 2008-09-25 2010-03-31 奇美电子股份有限公司 Active matrix display panel and driving method thereof
CN101789213A (en) * 2010-03-30 2010-07-28 友达光电股份有限公司 Shift register circuit and grid electrode driving circuit
CN101826311A (en) * 2009-03-06 2010-09-08 华映视讯(吴江)有限公司 LCD device capable of prolonging charging time and related driving method thereof
CN104318907A (en) * 2014-10-14 2015-01-28 昆山龙腾光电有限公司 Source drive circuit and LCD (Liquid Crystal Display) device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101510398A (en) * 2008-02-15 2009-08-19 中华映管股份有限公司 Source electrode drive circuit
CN101308642A (en) * 2008-05-21 2008-11-19 友达光电股份有限公司 Flat display device of driving structure of narrow rim and driving method thereof
CN101685594A (en) * 2008-09-25 2010-03-31 奇美电子股份有限公司 Active matrix display panel and driving method thereof
CN101826311A (en) * 2009-03-06 2010-09-08 华映视讯(吴江)有限公司 LCD device capable of prolonging charging time and related driving method thereof
CN101789213A (en) * 2010-03-30 2010-07-28 友达光电股份有限公司 Shift register circuit and grid electrode driving circuit
CN104318907A (en) * 2014-10-14 2015-01-28 昆山龙腾光电有限公司 Source drive circuit and LCD (Liquid Crystal Display) device

Also Published As

Publication number Publication date
TWI579823B (en) 2017-04-21
CN105679272A (en) 2016-06-15
TW201730869A (en) 2017-09-01

Similar Documents

Publication Publication Date Title
CN105679272B (en) Display device and driving circuit thereof
CN206194295U (en) Data line demultiplexer , display substrates , display panel and display device
US6069605A (en) Liquid crystal driving device, liquid crystal display device, analog buffer, and liquid crystal driving method
CN102184700B (en) Source electrode driving circuit, display and operation method thereof
CN1848232B (en) Semiconductor integrated circuit for driving a liquid crystal display
US6191779B1 (en) Liquid crystal display device, device for controlling drive of liquid crystal display device and D/A converting semiconductor device
CN105405406A (en) Gate drive circuit and display using same
US9524685B2 (en) Display apparatus and method for driving the same
WO2013098899A1 (en) Shift register
CN110288950B (en) Pixel array, array substrate and display device
CN104078013A (en) Amplification circuit, source driver, electrooptical device, and electronic device
CN104637430B (en) Gate driving circuit and display device
CN103915056B (en) Display panel and demultiplexer circuit thereof
US11282425B2 (en) Source driving circuit and display panel
CN106652930B (en) Display panel and its data drive circuit and display device
CN101303838B (en) Systems for displaying images by utilizing vertical shift register circuit to generate non-overlapped output signals
CN105190738A (en) Display driving circuit and display device
CN205336415U (en) Demultiplexer circuit, signal line circuit and corresponding output circuit and display device
CN106875904B (en) Output circuit of display driving device
CN101490962A (en) Display device
CN106448552B (en) Display base plate, display device and display control method
CN106324929A (en) Electric charge sharing device and method of display panel
CN106160746A (en) Digital analog converter and driving module
CN103913915A (en) Array substrate, display panel and display device
US20130258224A1 (en) Apparatus and method for controlling dot inversion in liquid crystal display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant