CN105635176A - Network data transmission method based on RapidIO - Google Patents
Network data transmission method based on RapidIO Download PDFInfo
- Publication number
- CN105635176A CN105635176A CN201610092575.XA CN201610092575A CN105635176A CN 105635176 A CN105635176 A CN 105635176A CN 201610092575 A CN201610092575 A CN 201610092575A CN 105635176 A CN105635176 A CN 105635176A
- Authority
- CN
- China
- Prior art keywords
- rapidio
- message
- network
- network data
- transmission method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/323—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
Abstract
The invention particularly relates to a network data transmission method based on RapidIO. The network data transmission method based on RapidIO comprises: inputting network data into a system in the format of a network message, and packaging the network message in a block division mode via a Rapadio packaging logic; determining, by a Rapidio interface logic, the header of the message via a consultative address change according to inter-chip or inter-board high-speed transmitted network data of a RapidIO protocol in a mode of increasing the number of transmitting and receiving windows of Rapidio to replace a doorbell, and meanwhile, obtaining the tail of the message via the length information of the message; and sending, by a receiving window, the format of a network message repackaged from the Rapadio packet to the other opposite system. The network data transmission method based on RapidIO is completely implemented by hardware; and the header of the message is not determined by using the Doorbell in the transmission of RapidIO, so that a CPU (Central Processing Unit) does not need to respond to interruption and the overhead of the system is greatly lowered.
Description
Technical field
The present invention relates to technical field of data transmission, particularly to a kind of network data transmission method based on RapidIO.
Background technology
RapidIO is the interconnection standards of a kind of opening, can be widely used, flexibly, extendible systems exchange structure, be mainly used in embedded infrastructure kind equipment, such as the network equipment, storage system and communication system. RapidIO is based on the low delay packet switching protocol of storage address, has extensibility, the reliability of height, does not rely on operating system, and it supports multi task process and to application software-transparent.
RapidIO is mainly used in short-range systems interconnection, supports that chip is to chip and plate to board communications, it is possible to achieve the full-duplex communication speed of 1Gbps to 60Gbps.
RapidIO defines parallel and two kinds of interfaces of serial. Both interfaces all have difference in the definition and external pin of physical layer. On the whole, parallel interface can provide more less transaction delay than serial line interface, is more suitable for the immediate system interface as high-performance microprocessor; The external pin that serial line interface needs is few more a lot of than parallel interface, is particularly suited for controlling planar applications etc. by the communication of backboard, DSP and associated serial. No matter it is serial or parallel interface, is respectively provided with identical programming model, issued transaction and addressing mechanism.
RapidIO agreement is made up of logical layer, transport layer and physical layer. Logical layer defines institute's protocols having and bag form. This is the necessary information initializing terminal and completing to transmit. Transport layer is that packet is from a terminal to the necessary information of another terminal passageway. Physical layer describes interface protocol between equipment, for instance bag passes device, flow-control, electrical characteristics and lower level error management etc. RapidIO is divided into parallel RapidIO standard and serial RapidIO standard, and serial RapidIO refers to that physical layer adopts the RapidIO standard of serial differential analogue signal transmission.
RapidIO has the history more than 10 years, still vigorous, it also continue as developer provide at a high speed, advanced mechanics of communication: many integrated circuits, board, backboard and computer systems provider can be provided and support. RapidIO transmission means is extensive at social application now, network is ubiquitous especially, network data adopts RapidIO transmission can improve the transmission of internal data inside embedded system, and therefore, a kind of network data transmission method based on RapidIO has market using value widely.
Based on this, the present invention devises a kind of network data transmission method based on RapidIO.
Summary of the invention
The present invention is in order to make up the defect of prior art, it is provided that a kind of simple efficient network data transmission method based on RapidIO.
The present invention is achieved through the following technical solutions:
A kind of network data transmission method based on RapidIO, it is characterised in that: network data is input in system with the form of network message, and through Rapadio encapsulation logic, network message piecemeal is encapsulated; Rapidio interface logic adopts the transmission increasing Rapidio and receives the number replacement use doorbell mode of window, according to RapidIO agreement high-speed transfer network data between chip chamber or board, determined the head of message by the address change conferred, just can be obtained the afterbody of outgoing packet simultaneously by the length information of message; Receive the header packet information of the window information according to the network message received and RapidIO, become the form of network message to be sent to another relative system RapidIO bag Reseal.
Described network message encapsulates logic through Rapadio, get up according to the RapidIO encapsulation of maximum 256bytes, the message of the regular length that each RapidIO bag total length by RapidIO packet header with according to network message is split forms, and all of data can combine out by regular length.
The regular length of described message includes 256bytes, 128bytes, 64bytes, 32bytes, 16bytes, 8bytes and below 8bytes.
Front 16 differences of the initial address of described network message, reception window judges the original position of continuous print network message with this, and then judges two different messages.
The invention has the beneficial effects as follows: should based on the network data transmission method of RapidIO, complete hardware realizes, the transmission of RapidIO can not use Doorbell to determine the head of message, so that CPU need not respond interruption, the expense of system therefore be greatly reduced.
Accompanying drawing explanation
Accompanying drawing 1 is the present invention network data transmission method schematic diagram based on RapidIO.
Detailed description of the invention
In order to make the technical problem to be solved, technical scheme and beneficial effect clearly understand, below in conjunction with drawings and Examples, the present invention will be described in detail. It should be noted that, specific embodiment described herein is only in order to explain the present invention, it is not intended to limit the present invention.
Based on the network data transmission method of RapidIO, should comprise the following steps: network data is input in system with the form of network message, and through Rapadio encapsulation logic, network message piecemeal is encapsulated; Rapidio interface logic adopts the transmission increasing Rapidio and receives the number replacement use doorbell mode of window, according to RapidIO agreement high-speed transfer network data between chip chamber or board, determined the head of message by the address change conferred, just can be obtained the afterbody of outgoing packet simultaneously by the length information of message; Receive the header packet information of the window information according to the network message received and RapidIO, become the form of network message to be sent to another relative system RapidIO bag Reseal.
Described network message encapsulates logic through Rapadio, get up according to the RapidIO encapsulation of maximum 256bytes, the message of the regular length that each RapidIO bag total length by RapidIO packet header with according to network message is split forms, and all of data can combine out by regular length.
The regular length of described message includes 256bytes, 128bytes, 64bytes, 32bytes, 16bytes, 8bytes and below 8bytes.
Front 16 differences of the initial address of described network message, reception window judges the original position of continuous print network message with this, and then judges two different messages.
Claims (4)
1. the network data transmission method based on RapidIO, it is characterised in that: network data is input in system with the form of network message, and through Rapadio encapsulation logic, network message piecemeal is encapsulated; Rapidio interface logic adopts the transmission increasing Rapidio and receives the number replacement use doorbell mode of window, according to RapidIO agreement high-speed transfer network data between chip chamber or board, determined the head of message by the address change conferred, just can be obtained the afterbody of outgoing packet simultaneously by the length information of message; Receive the header packet information of the window information according to the network message received and RapidIO, become the form of network message to be sent to another relative system RapidIO bag Reseal.
2. the network data transmission method based on RapidIO according to claim 1, it is characterized in that: described network message encapsulates logic through Rapadio, get up according to the RapidIO encapsulation of maximum 256bytes, the message of the regular length that each RapidIO bag total length by RapidIO packet header with according to network message is split forms, and all of data can combine out by regular length.
3. the network data transmission method based on RapidIO according to claim 2, it is characterised in that: the regular length of described message includes 256bytes, 128bytes, 64bytes, 32bytes, 16bytes, 8bytes and below 8bytes.
4. the network data transmission method based on RapidIO according to claim 1, it is characterized in that: front 16 differences of the initial address of described network message, reception window judges the original position of continuous print network message with this, and then judges two different messages.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610092575.XA CN105635176A (en) | 2016-02-19 | 2016-02-19 | Network data transmission method based on RapidIO |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610092575.XA CN105635176A (en) | 2016-02-19 | 2016-02-19 | Network data transmission method based on RapidIO |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105635176A true CN105635176A (en) | 2016-06-01 |
Family
ID=56049664
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610092575.XA Pending CN105635176A (en) | 2016-02-19 | 2016-02-19 | Network data transmission method based on RapidIO |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105635176A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106528485A (en) * | 2016-11-07 | 2017-03-22 | 中国航空无线电电子研究所 | RapidIO-based transmission device and RapidIO-based reception device |
| CN106534178A (en) * | 2016-12-08 | 2017-03-22 | 中国电子科技集团公司第三十二研究所 | System and method for realizing RapidIO network universal socket |
| CN109669903A (en) * | 2018-12-07 | 2019-04-23 | 天津津航计算技术研究所 | A kind of the bridge module design and optimization method of SRIO agreement |
| CN110855689A (en) * | 2019-11-19 | 2020-02-28 | 天津津航计算技术研究所 | Method for separating SRIO protocol control character and data packet facing 128bit width |
| CN110912841A (en) * | 2019-11-19 | 2020-03-24 | 天津津航计算技术研究所 | SRIO protocol control character and data packet separation system facing 128bit width |
| CN112825101A (en) * | 2019-11-21 | 2021-05-21 | 北京希姆计算科技有限公司 | Chip architecture, data processing method thereof, electronic device and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070165680A1 (en) * | 2006-01-17 | 2007-07-19 | The Boeing Company | Built-in test for high speed electrical networks |
| CN103873448A (en) * | 2012-12-17 | 2014-06-18 | 北京旋极信息技术股份有限公司 | High-speed Internet specification protocol solving method and system for embedded system |
-
2016
- 2016-02-19 CN CN201610092575.XA patent/CN105635176A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070165680A1 (en) * | 2006-01-17 | 2007-07-19 | The Boeing Company | Built-in test for high speed electrical networks |
| CN103873448A (en) * | 2012-12-17 | 2014-06-18 | 北京旋极信息技术股份有限公司 | High-speed Internet specification protocol solving method and system for embedded system |
Non-Patent Citations (2)
| Title |
|---|
| 刘光祖等: "基于RapidIO 协议的光纤通信系统设计与实现", 《电讯技术》 * |
| 郑建: "SerialRapidIO桥接以太网设计和实现", 《微处理机》 * |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106528485A (en) * | 2016-11-07 | 2017-03-22 | 中国航空无线电电子研究所 | RapidIO-based transmission device and RapidIO-based reception device |
| CN106534178A (en) * | 2016-12-08 | 2017-03-22 | 中国电子科技集团公司第三十二研究所 | System and method for realizing RapidIO network universal socket |
| CN106534178B (en) * | 2016-12-08 | 2019-08-30 | 中国电子科技集团公司第三十二研究所 | System and method for realizing RapidIO network universal socket |
| CN109669903A (en) * | 2018-12-07 | 2019-04-23 | 天津津航计算技术研究所 | A kind of the bridge module design and optimization method of SRIO agreement |
| CN110855689A (en) * | 2019-11-19 | 2020-02-28 | 天津津航计算技术研究所 | Method for separating SRIO protocol control character and data packet facing 128bit width |
| CN110912841A (en) * | 2019-11-19 | 2020-03-24 | 天津津航计算技术研究所 | SRIO protocol control character and data packet separation system facing 128bit width |
| CN110912841B (en) * | 2019-11-19 | 2021-06-01 | 天津津航计算技术研究所 | SRIO protocol control character and data packet separation system facing 128bit width |
| CN110855689B (en) * | 2019-11-19 | 2021-07-02 | 天津津航计算技术研究所 | Method for separating SRIO protocol control character and data packet facing 128bit width |
| CN112825101A (en) * | 2019-11-21 | 2021-05-21 | 北京希姆计算科技有限公司 | Chip architecture, data processing method thereof, electronic device and storage medium |
| CN112825101B (en) * | 2019-11-21 | 2024-03-08 | 广州希姆半导体科技有限公司 | Chip architecture, data processing method thereof, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105635176A (en) | Network data transmission method based on RapidIO | |
| US10180927B2 (en) | Device, system and method for communication with heterogeneous physical layers | |
| CN109033004B (en) | Dual-computer memory data sharing system based on Aurora bus | |
| Fuller | RapidIO: The embedded system interconnect | |
| CN111656336B (en) | PCIE sending and receiving method, device, equipment and system | |
| US20050132089A1 (en) | Directly connected low latency network and interface | |
| US20140344500A1 (en) | Pci express tunneling over a multi-protocol i/o interconnect | |
| CN102780705B (en) | Ethernet-(controller area network) CAN protocol converter | |
| US8571033B2 (en) | Smart routing between peers in a point-to-point link based system | |
| CN101320361B (en) | Multi-CPU communication method and system | |
| DE112004002503T5 (en) | Serial Ethernet device-to-device connection | |
| CN102185833B (en) | Fiber channel (FC) input/output (I/O) parallel processing method based on field programmable gate array (FPGA) | |
| EP2003823A1 (en) | Autonegotiation over an interface for which no autonegotiation standard exists | |
| CN103744811A (en) | Serial data transmission system and method | |
| CN201639589U (en) | Embedded dual-redundant network card based on ARM | |
| CN104317762A (en) | Method for adaptively controlling transmitting and receiving directions of RS485 chip by aid of FPGA (field programmable gate array) | |
| CN103701680A (en) | Cross-PCIe domain message transmitting method, equipment and system | |
| CN102946294A (en) | Method for removing deviation among high-speed serial communication channels | |
| US20040019704A1 (en) | Multiple processor integrated circuit having configurable packet-based interfaces | |
| CN100518140C (en) | SPI4II interface remote transmission realizing method and apparatus | |
| US20150039804A1 (en) | PCI Express Data Transmission | |
| US20080263248A1 (en) | Multi-drop extension for a communication protocol | |
| WO2020258917A1 (en) | Data exchange chip and server | |
| US20040037292A1 (en) | Processing of received data within a multiple processor device | |
| CN104038569A (en) | Trunking communication model based on address mapping |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160601 |