CN105634897B - A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument - Google Patents

A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument Download PDF

Info

Publication number
CN105634897B
CN105634897B CN201610195056.6A CN201610195056A CN105634897B CN 105634897 B CN105634897 B CN 105634897B CN 201610195056 A CN201610195056 A CN 201610195056A CN 105634897 B CN105634897 B CN 105634897B
Authority
CN
China
Prior art keywords
data
bus
frame
decoding
protocol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610195056.6A
Other languages
Chinese (zh)
Other versions
CN105634897A (en
Inventor
尹洪涛
郑文斌
石金龙
刘悦
王茹
王一茹
吴文君
贾现召
周颖
于鸿杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harbin Institute of Technology
Original Assignee
Harbin Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harbin Institute of Technology filed Critical Harbin Institute of Technology
Priority to CN201610195056.6A priority Critical patent/CN105634897B/en
Publication of CN105634897A publication Critical patent/CN105634897A/en
Application granted granted Critical
Publication of CN105634897B publication Critical patent/CN105634897B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/18—Protocol analysers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L2012/40208—Bus networks characterized by the use of a particular bus standard
    • H04L2012/40215—Controller Area Network CAN

Abstract

A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument, the accuracy and reliability for solving the problems, such as that existing protocol-decoding technology carries out protocol-decoding to the data of transmission are low.An AXI8 memory mapping types are embedded in Input Interface Control module from port module and a data input buffer fifo module, AXI8 memory mapping types of write-in are come out from the CAN bus reading data of port module, and are stored into data input buffer fifo module；CAN bus protocol-decoding kernel control module is sent to Output Interface Control module after being decoded the CAN bus data of reading；An AXI8 memory mapping types are embedded in Output Interface Control module from port module and a data output buffering fifo module, the decoding result being written in data output buffering fifo module is read by AXI8 memory mapping types from port module.For being decoded to CAN bus data.

Description

A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument
Technical field
The present invention relates to a kind of universal serial bus analytical technologies, and in particular to the CAN bus agreement based on test instrument system Decoding technique.
Background technique
In face of increasingly complicated serial bus protocol problem analysis, modern testing equipment system analyzes serial bus protocol Requirement it is higher and higher, bus protocol decoding technique be gradually applied to serial bus protocol analysis design in.
Bus protocol decoding technique can the serial bus signal to Various Complex carry out qualitative and quantitative test analysis. For modern test systems bus analysis field, bus protocol decoding technique is conducive to improve to obtain from bus data to have With the accuracy, reliability and flexibility of information, therefore become technology indispensable in modern test systems, can satisfy existing For the testing requirement of high speed complex device.
In modern bus protocol analysis field, in face of increasingly complicated serial total agreement analysis, bus protocol decodes skill Art is often only debugged using signal analysis function in isolation, is used analog signal analytic function in isolation, cannot be accomplished The protocal analysis of data field is carried out to signal.Moreover, the data type of CAN bus is many and diverse, data format is complicated, and have compared with Long data length carries out protocal analysis from the angle of data field, and bus protocol decoding technique may be unable to satisfy complicated survey Examination requires.Therefore CAN bus protocol-decoding technology, has urgent application in the universal serial bus analysis field of modern test systems Demand and practical significance.
How accurate protocol-decoding and modern testing equipment system development and development are carried out to CAN bus data Emphasis.
Summary of the invention
The present invention be in order to solve existing protocol-decoding technology to the data of transmission carry out protocol-decoding accuracy and The low problem of reliability, the present invention provides a kind of CAN bus protocol-decoding IP kernel systems applied to universal serial bus analysis instrument System.
A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument, it includes Input Interface Control mould Block, CAN bus protocol-decoding kernel control module and Output Interface Control module；
One No. 1 AXI8 memory mapping types are embedded in Input Interface Control module from port module and a data input Fifo module is buffered, is come out for No. 1 AXI8 memory mapping types will to be written from the CAN bus reading data of port module, and It stores in data input buffer fifo module；
CAN bus protocol-decoding kernel control module, for reading CAN bus number from data input buffer fifo module According to, and after the CAN bus data of reading are decoded, it is sent to Output Interface Control module；
One No. 2 AXI8 memory mapping types are embedded in Output Interface Control module from port module and a data output Fifo module is buffered, the decoding result for being written in data output buffering fifo module is reflected by No. 2 AXI8 memories Emitting is read from port module.
The specific mistake that the CAN bus protocol-decoding kernel control module is decoded the CAN bus data of reading Journey are as follows:
The raw analog data of the CAN bus of reading is carried out median filter process by step 1, removes flash removed；
CAN bus data after median filter process are carried out difference processing by step 2, obtain differentiated CAN bus number According to Datai；
Step 3 calculates differentiated CAN bus data DataiIn the corresponding time tag of each data, it is specific calculate it is public Formula is as follows:
Wherein, DataTimeiThe time tag of i-th of analogue data is represented, SampRate represents bus data acquisition Sample rate, i are integer, are indicated in the bus data entirely acquired, i-th of analogue data, and DataSize indicates bus data Length；
Step 4, the threshold value Threshold according to setting, by the differentiated CAN bus data with time label DataiIt is converted into numerical data DigiDatai, specific conversion process is as follows:
Step 5, numerical data DigiData after conversioniThe frame start position of the middle number for searching frame and each frame；
Step 6, each frame of decoding, since the level for calculating every bit data in the frame the frame start position of each frame, Until frame end position, determines in every frame CAN bus data after the level of every bit data, according to CAN bus protocol specification pair Every frame CAN bus data carry out serial protocol decoding, translate into content of text corresponding with protocol format, complete to CAN bus Raw analog data decoding；Wherein, the level of every bit data is dominant level or recessive level.
The raw analog data of the CAN bus of reading is subjected to median filter process in the step 1, removes flash removed Detailed process are as follows:
Datai=Data_Hi-Data_Li, 0 < i < DataSize (formula one),
Wherein, DataiDifferentiated CAN bus data, Data_H are in representativeiRepresent the high channel CAN_H in CAN bus Bus data on line, Data_LiRepresent the bus data on the low pass road CAN_L line in CAN bus.
Behind the initial position for finding each frame in the step 5, since calculating every bit in the frame frame start position The detailed process of the level of data are as follows:
Firstly, obtaining average value AverLevel by formula fourk, and
Wherein, AverLevelkIndicate that 1 bits digital data average value of kth position data, FrameSize indicate a frame number The bit number for including in, k are integer, and PointPerBit indicates the numerical data number for including in every bit data；
Secondly, the average value AverLevel that will be obtainedkIt makes comparisons, judges with the level threshold Threshold_Bit of setting Every bit data level is that dominant level or recessive level, Rule of judgment are as follows:
Wherein, DigiData_BitkIndicate the level of 1 bit data, DigiData_Bitk1 in=1 represents dominant electricity It is flat, DigiData_Bitk0 in=0 represents recessive level.
The level threshold Threshold_Bit is 0.8.
The decoding frame type is standard data frame, extended format data frame, reference format remote control frame, extension lattice Formula is remotely controlled frame, erroneous frame or overload frame.
The type of error includes crc error, DLC mistake and ACKLost mistake.
The content of text corresponding with protocol format include decoding frame type, frame ID, data length, data content, Frame CRC and type of error.
The invention has the beneficial effects that a kind of CAN bus protocol-decoding IP applied to universal serial bus analysis instrument Collected CAN bus data according to specified CAN bus agreement, are translated into content of text corresponding with protocol format by core. There is time label in content of text, time label can be corresponding with analog waveform.And it is marked according to content of text Know (frame starting, frame end, frame ID, data and content, frame type, frame CRC), and being capable of mistake (CRC mistake in identification protocol Mistake, DLC mistake, ACKLost mistake) so that the accuracy of protocol-decoding improve 5% or more and reliability improve 5% with On.
Detailed description of the invention
Fig. 1 is a kind of original of the CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument of the present invention Manage schematic diagram；
Fig. 2 be a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument of the present invention with it is upper Position machine and serial bus data source module connection relationship structure chart.
Specific embodiment
Specific embodiment 1: illustrating that present embodiment, one kind described in present embodiment are applied to serial total referring to Fig. 1 The CAN bus protocol-decoding IP kernel of line analysis instrument, it includes Input Interface Control module 1, CAN bus protocol-decoding core control Molding block 2 and Output Interface Control module 3；
One No. 1 AXI8 memory mapping types are embedded in Input Interface Control module 1 from port module 1-1 and a data Input buffering fifo module 1-2, reads for No. 1 AXI8 memory mapping types will to be written from the CAN bus data of port module 1-1 It takes out, and stores into data input buffer fifo module 1-2；
CAN bus protocol-decoding kernel control module 2, it is total for reading CAN from data input buffer fifo module 1-2 Line number evidence, and after the CAN bus data of reading are decoded, it is sent to Output Interface Control module 3；
One No. 2 AXI8 memory mapping types are embedded in Output Interface Control module 3 from port module 3-1 and a data Output buffering fifo module 3-2, the decoding result for being written in data output buffering fifo module 3-2 is by No. 2 AXI8 memory mapping types are read from port module 3-1.
Specific embodiment 2: one kind described in present embodiment and specific embodiment one is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is that described 2 pairs of CAN bus protocol-decoding kernel control module are read The detailed process that is decoded of CAN bus data are as follows:
The raw analog data of the CAN bus of reading is carried out median filter process by step 1, removes flash removed；
CAN bus data after median filter process are carried out difference processing by step 2, obtain differentiated CAN bus number According to Datai；
Step 3 calculates differentiated CAN bus data DataiIn the corresponding time tag of each data, it is specific calculate it is public Formula is as follows:
Wherein, DataTimeiThe time tag of i-th of analogue data is represented, SampRate represents bus data acquisition Sample rate, i are integer, are indicated in the bus data entirely acquired, i-th of analogue data, and DataSize indicates bus data Length；
Step 4, the threshold value Threshold according to setting, by the differentiated CAN bus data with time label DataiIt is converted into numerical data DigiDatai, specific conversion process is as follows:
Step 5, numerical data DigiData after conversioniThe frame start position of the middle number for searching frame and each frame；
Step 6, each frame of decoding, since the level for calculating every bit data in the frame the frame start position of each frame, Until frame end position, determines in every frame CAN bus data after the level of every bit data, according to CAN bus protocol specification pair Every frame CAN bus data carry out serial protocol decoding, translate into content of text corresponding with protocol format, complete to CAN bus Raw analog data decoding；Wherein, the level of every bit data is dominant level or recessive level.
Present embodiment can carry out time label by step 3 in content of text, and time label can and be simulated Numerical data after waveform, conversion is corresponding.
It can guarantee that threshold value can be reasonably by CAN bus data according to the analogue data size decision threshold of CAN bus It is divided into two states (0,1).
In step 5, in numerical data after conversion, frame is searched from 0 to DataSize and originates the position (SOF), CAN bus Idle state is recessive level, and the frame initial conditions of every kind of format frame are a dominant level.In order to guarantee to search start of frame bits The accuracy rate set needs to add a Rule of judgment: because frame end (EOF) section of every frame is continuous 7 recessive level, first looking for To continuous 7 recessive level, meets this Rule of judgment and ensure that searching frame under bus idle state originates, in the free time The first dominant level found under state is exactly frame starting, i.e., first determines and find the PointPerBit*7 continuous numbers for being 0 After data, the continuous numerical datas for being 1 of PointPerBit are being found, PointPerBit=SampRate/BaudRate, BaudRate is the baud rate of CAN bus data transmission.
Specific embodiment 3: one kind described in present embodiment and specific embodiment two is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is, by the original analog number of the CAN bus of reading in the step 1 According to median filter process is carried out, the detailed process of flash removed is gone are as follows:
Datai=Data_Hi-Data_Li, 0 < i < DataSize (formula one),
Wherein, DataiDifferentiated CAN bus data, Data_H are in representativeiRepresent the high channel CAN_H in CAN bus Bus data on line, Data_LiRepresent the bus data on the low pass road CAN_L line in CAN bus.
Specific embodiment 4: one kind described in present embodiment and specific embodiment two is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is, behind the initial position that each frame is found in the step 5, from frame Initial position starts to calculate the detailed process of the level of every bit data in the frame are as follows:
Firstly, obtaining average value AverLevel by formula fourk, and
Wherein, AverLevelkIndicate that 1 bits digital data average value of kth position data, FrameSize indicate a frame number The bit number for including in, k are integer, and PointPerBit indicates the numerical data number for including in every bit data；
Secondly, the average value AverLevel that will be obtainedkIt makes comparisons, judges with the level threshold Threshold_Bit of setting Every bit data level is that dominant level or recessive level, Rule of judgment are as follows:
Wherein, DigiData_BitkIndicate the level of 1 bit data, DigiData_Bitk1 in=1 represents dominant electricity It is flat, DigiData_Bitk0 in=0 represents recessive level.
Present embodiment is usually arranged as 0.8, and the value of Threshold_Bit can be determined according to different situations.
Calculating average value AverLevelkIn the process, if there is continuous 7 recessive level, the i.e. position frame end (EOF) It sets, stops calculating average value AverLevelk, and FrameSize is obtained, represent the bit number for including in a frame data.
Specific embodiment 5: one kind described in present embodiment and specific embodiment four is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is that the level threshold Threshold_Bit is 0.8.
Specific embodiment 6: one kind described in present embodiment and specific embodiment two is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is that the decoding frame type is standard data frame, extended format Data frame, reference format remote control frame, extended format remote control frame, erroneous frame or overload frame.
Specific embodiment 7: one kind described in present embodiment and specific embodiment two is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is, the type of error include crc error, DLC mistake and ACKLost mistake.
Specific embodiment 8: one kind described in present embodiment and specific embodiment two is analyzed applied to universal serial bus The difference of the CAN bus protocol-decoding IP kernel of instrument is that the content of text corresponding with protocol format includes decoding frame Type, frame ID, data length, data content, frame CRC and type of error.
It is a kind of CAN bus protocol-decoding IP kernel applied to serial bus protocol analysis instrument in Fig. 2 in concrete application In structural schematic diagram, M8 is AXI8 memory mapping type master ports in figure, and S8 is AXI8 memory mapping types from port, and Cn is External signal terminal, X4 represent PCI ExpressX4 link, and programmable logic device uses the core with PCI Express stone Piece, PCI Express interface module are mutually converted PCI Express bus and AXI bus data, and X4 link will be upper Machine software control module is attached with PCI Express interface module by PCI ExpressX4 link.PCI Express Interface module is controlled by upper computer software module.
Collected CAN bus data are carried out the data for being encoded into 8bit bit wide by data source modules, by AXI8 Mapping type master port is deposited to be written in CAN bus protocol-decoding IP kernel module.Data source modules are by PCI Express interface module Control.
Data source modules are written to AXI8 memory mapping types and carried out from the data of port by CAN bus protocol-decoding IP kernel Processing carries out protocol-decoding to data according to CAN bus protocol specification, then will be solved by AXI8 memory mapping types from port Code result is written in AXI assembly line bridge.CAN bus protocol-decoding IP kernel module is controlled by PCI Express interface module.
AXI assembly line bridge module connection data source modules, CAN bus protocol-decoding IP kernel module connect to PCI Express Mouth mold block.AXI pipeline module further enhances the throughput of back end storage system.
Upper computer software control module supports PCIe bus interface, upper computer software control module to pass through PCI Express Interface module controls data source modules, a kind of CAN bus protocol-decoding IP kernel applied to serial bus protocol analysis instrument, obtains Take the CAN bus data in data source modules and a kind of CAN bus protocol-decoding applied to serial bus protocol analysis instrument The decoding result of IP kernel output, and user is written to one kind in the data that host computer configures and is applied to serial bus protocol analysis The CAN bus protocol-decoding IP kernel of instrument.Upper computer software control module to show bus data waveform, to threshold parameter into Row configuration, and show decoding result.

Claims (7)

1. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument, it includes Input Interface Control module (1), CAN bus protocol-decoding kernel control module (2) and Output Interface Control module (3)；
One No. 1 AXI8 memory mapping types are embedded in Input Interface Control module (1) from port module (1-1) and a data Input buffering fifo module (1-2), for CAN bus number of No. 1 AXI8 memory mapping types from port module (1-1) will to be written According to reading out, and store in data input buffer fifo module (1-2)；
CAN bus protocol-decoding kernel control module (2), it is total for reading CAN from data input buffer fifo module (1-2) Line number evidence, and after the CAN bus data of reading are decoded, it is sent to Output Interface Control module (3)；
One No. 2 AXI8 memory mapping types are embedded in Output Interface Control module (3) from port module (3-1) and a data Output buffering fifo module (3-2), the decoding result for being written in data output buffering fifo module (3-2) pass through 2 Number AXI8 memory mapping types are read from port module (3-1)；
It is characterized in that, the CAN bus protocol-decoding kernel control module (2) solves the CAN bus data of reading The detailed process of code are as follows:
The raw analog data of the CAN bus of reading is carried out median filter process by step 1, removes flash removed；
CAN bus data after median filter process are carried out difference processing by step 2, obtain differentiated CAN bus data Datai；
Step 3 calculates differentiated CAN bus data DataiIn the corresponding time tag of each data, specific formula for calculation is such as Under:
Wherein, DataTimeiRepresent i-th of differentiated CAN bus data DataiTime tag, SampRate represents bus The sample rate of data acquisition, i is integer, indicates the sequence of the differentiated CAN bus data in the bus data entirely acquired Number, DataSize indicates bus data length；
Step 4, the threshold value Threshold according to setting, by the differentiated CAN bus data Data with time tagiConversion At numerical data DigiDatai, specific conversion process is as follows:
Step 5, numerical data DigiData after conversioniThe frame start position of the middle number for searching frame and each frame；
Step 6, each frame of decoding, since the level for calculating every bit data in the frame the frame start position of each frame, until Frame end position determines in every frame CAN bus data after the level of every bit data, according to CAN bus protocol specification to every frame CAN bus data carry out serial protocol decoding, translate into content of text corresponding with protocol format, complete the original to CAN bus The decoding of beginning analogue data；Wherein, the level of every bit data is dominant level or recessive level.
2. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument according to claim 1, special Sign is, the CAN bus data after median filter process are carried out difference processing in the step 2, obtain differentiated CAN Bus data DataiDetailed process are as follows:
Datai=Data_Hi-Data_Li, 0 < i < DataSize (formula one),
Wherein, DataiDifferentiated CAN bus data, Data_H are in representativeiIt represents on the high channel CAN_H line in CAN bus Bus data, Data_LiRepresent the bus data on the low pass road CAN_L line in CAN bus.
3. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument according to claim 1, special Sign is that the start of frame bits that each frame is found in the step 5 postpones, since calculating every bit in the frame frame start position The detailed process of the level of data are as follows:
Firstly, obtaining average value AverLevel by formula fourk, and
Wherein, AverLevelkIndicate that 1 bits digital data average value of kth position data, FrameSize indicate in a frame data The bit number for including, k are integer, and PointPerBit indicates the numerical data number for including in every bit data；
Secondly, the average value AverLevel that will be obtainedkIt makes comparisons with the level threshold Threshold_Bit of setting, judges every ratio Special data level is that dominant level or recessive level, Rule of judgment are as follows:
Wherein, DigiData_BitkIndicate the level of every bit data, DigiData_Bitk1 in=1 represents dominant level, DigiData_Bitk0 in=0 represents recessive level.
4. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument according to claim 3, special Sign is that the level threshold Threshold_Bit is 0.8.
5. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument according to claim 1, special Sign is that the content of text corresponding with protocol format includes decoding frame type, frame ID, data length, data content, frame CRC and type of error.
6. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument according to claim 5, special Sign is that the decoding frame type is standard data frame, extended format data frame, reference format remote control frame, extension lattice Formula is remotely controlled frame, erroneous frame or overload frame.
7. a kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument according to claim 5, special Sign is that the type of error includes crc error, DLC mistake and ACKLost mistake.
CN201610195056.6A 2016-03-30 2016-03-30 A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument Active CN105634897B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610195056.6A CN105634897B (en) 2016-03-30 2016-03-30 A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610195056.6A CN105634897B (en) 2016-03-30 2016-03-30 A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument

Publications (2)

Publication Number Publication Date
CN105634897A CN105634897A (en) 2016-06-01
CN105634897B true CN105634897B (en) 2019-03-08

Family

ID=56049427

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610195056.6A Active CN105634897B (en) 2016-03-30 2016-03-30 A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument

Country Status (1)

Country Link
CN (1) CN105634897B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109981394B (en) * 2017-12-28 2021-12-28 沈阳新松机器人自动化股份有限公司 Communication method and device based on enhanced CAN bus protocol analyzer
CN117650866A (en) * 2023-11-23 2024-03-05 广州致远仪器有限公司 CAN frame decoding method, device, equipment and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103268299A (en) * 2013-05-10 2013-08-28 哈尔滨工业大学 Universal data compression intellectual property (IP) core for PXI Express bus test system
CN103353543A (en) * 2013-05-30 2013-10-16 电子科技大学 Digital oscillator with functions of triggering and decoding serial protocols
CN203554485U (en) * 2013-06-26 2014-04-16 珠海欧比特控制工程股份有限公司 CAN bus test equipment
CN103955419A (en) * 2014-04-28 2014-07-30 电子科技大学 Logic analyzer with serial bus protocol on-line real-time detection analysis function
CN105357070A (en) * 2015-11-05 2016-02-24 天津津航计算技术研究所 FPGA-based ARINC818 bus analysis and test apparatus

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103268299A (en) * 2013-05-10 2013-08-28 哈尔滨工业大学 Universal data compression intellectual property (IP) core for PXI Express bus test system
CN103353543A (en) * 2013-05-30 2013-10-16 电子科技大学 Digital oscillator with functions of triggering and decoding serial protocols
CN203554485U (en) * 2013-06-26 2014-04-16 珠海欧比特控制工程股份有限公司 CAN bus test equipment
CN103955419A (en) * 2014-04-28 2014-07-30 电子科技大学 Logic analyzer with serial bus protocol on-line real-time detection analysis function
CN105357070A (en) * 2015-11-05 2016-02-24 天津津航计算技术研究所 FPGA-based ARINC818 bus analysis and test apparatus

Also Published As

Publication number Publication date
CN105634897A (en) 2016-06-01

Similar Documents

Publication Publication Date Title
CN104954096B (en) A kind of high-speed synchronous serial communication data transmission method of one master and multiple slaves
CN104008078B (en) Method for high-speed transmission between data transmission boards based on FPGA
CN107145430A (en) A kind of method for realizing NVMe SSD lightings by CPLD based on I2C interfaces
CN104111906A (en) Method and system for single-line inter-integrated circuit (i2c) bus
CN109947020B (en) User-configurable vehicle acceleration data acquisition method
CN105634897B (en) A kind of CAN bus protocol-decoding IP kernel applied to universal serial bus analysis instrument
CN105681783B (en) Audio, video data acquisition interface circuit design method
CN111698271B (en) HDLC protocol IP core
CN107908587A (en) Real-time data acquisition transmitting device based on USB3.0
CN104468035A (en) Distributed type POS data reliability transmission system and method
CN103346931A (en) 1553B bus monitoring system
CN103997448A (en) Method and system for carrying out automatic configuration of transmission modes on basis of physical layer chip
CN103944898B (en) The implementation method of the ARINC429 codec logic based on state machine
CN109902000B (en) Variable speed multi-channel debugging and tracing system, method, equipment and storage medium
CN1934558A (en) Signaling arrangement and approach therefor
CN105871655B (en) A kind of baud rate estimation IP kernel system applied to universal serial bus analysis instrument
CN101800587B (en) PCM code stream simulator with two working modes and FPGA working method in simulator
CN113824501A (en) Asynchronous serial signal sampling decoding method based on CPLD
CN203596016U (en) Universal port for communication of sensor and micro controller
CN203906245U (en) Detection platform for position of rotor of compressor
CN203772429U (en) Single-bus temperature monitoring device
CN103532686A (en) Serial data transceiver circuit with line sequence self-adaptive function, and control method thereof
CN107144751B (en) Multi-channel vector network parameter analysis system and method
CN107786309B (en) Chip data transmission method and system free of clock synchronization and electronic equipment
CN105472390B (en) A kind of video encoding/decoding method and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant