CN105610533A - Distributed clock setting method - Google Patents
Distributed clock setting method Download PDFInfo
- Publication number
- CN105610533A CN105610533A CN201510740888.7A CN201510740888A CN105610533A CN 105610533 A CN105610533 A CN 105610533A CN 201510740888 A CN201510740888 A CN 201510740888A CN 105610533 A CN105610533 A CN 105610533A
- Authority
- CN
- China
- Prior art keywords
- clock
- local
- time
- time data
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electric Clocks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a distributed clock setting method. Network connection is initialized, and first and second computer clock modules are obtained. The obtained first and second computer clock modules obtain clock data via a clock source RF front end device and an RF front end device to be synchronized. According to the invention, clock signals of the clock source RF front end device are used to calibration clock signals of the RF front end device to be synchronized, a clock synchronization system is prevented from crash caused by failure of a standard clock or communication failure of the standard clock, the operation stability of the system is improved, and time synchronization between the RF front end devices can be realized in a low cost and high precision manner.
Description
Technical field
The present invention relates to Clock Synchronization Technology field, especially a kind of distributed clock method to set up.
Background technology
A related major issue of mobile communication network interfaceization is exactly clock synchronization issue at present, clock source is set in general main employing in system, realize synchronously by the mode of tranmitting data register synch command, but because there is propagation delay time, treat that the lock in time that lock unit receives is not accurate enough, and for example, based on bus (high-speed PCI E bus) though propagation delay time neither a determined value between two fixing nodes, visible this synchronous method precision is not high enough, needs the high-precision Time Synchronizing of kind.
Summary of the invention
The object of the invention is to for the deficiencies in the prior art, a kind of clock setting method is provided.
For achieving the above object, the present invention is achieved through the following technical solutions:
A kind of distributed clock method to set up, comprise including initializing network connection and obtaining the first and second computer clock modules, described obtains the first and second computer clock modules by clock source radio frequency front-end device and treats that synchronous radio frequency front-end device obtains clock data.
Preferably, described clock source radio frequency front-end device also comprises:
The first clock source, for providing system reference clock signal pulse;
The first clock register, produces local reference clock for the system reference clock signal pulse providing according to described the first clock source;
Time data generator, for continuing to post the low level of the described local reference clock of getting current time, and according to default frequency generation time data;
Time data generator, for continuing to post the low level of the described local reference clock of getting current time, and according to default frequency generation time data;
Time data bag sending module, collects described time data for continuing, and the time data of collection is sent to target device reaching Preset Time interval;
Packet receives feedback module, in order to receive to time request data package, and send feedback data packet to target device after default time interval.
Preferably, the described synchronous radio frequency front-end device for the treatment of also comprises:
Second clock source, for providing local adjustable clock signal pulse;
Second clock register, produces local clock value for the local adjustable clock signal pulse providing according to described second clock source;
Data packet transceive module, in order in the time receiving the time data that described time data bag sending module sends, send to time request data package to described clock source radio-frequency front-end equipment, and the moment of transmission is recorded as to the first local clock value, and receive the feedback data packet that described packet reception feedback module feeds back, and the moment of reception is recorded as to the second local clock value;
Measure generator time calibration, read the time data of described data packet transceive module reception and first, second local clock value of record, calculate clock frequency correcting value and local clock correcting value and calibrate described second clock source and second clock register.
Preferably, measuring generator described time calibration also comprises:
Collecting unit, for first, second local clock value recording, the repeatedly time data reading is packaged into time data collection;
Clock frequency correction amount calculating unit, for contrasting differing from and obtaining the first difference collection of the first local clock value collection and data set;
Local clock correction amount calculating unit, for contrasting differing from and obtaining the second difference collection of the second local clock value collection and the first local clock value collection;
Correcting unit, for calibrating described second clock source and second clock register according to the described clock frequency correcting value and the local clock correcting value that calculate.
The invention has the beneficial effects as follows: use the clock signal calibration of clock source radio frequency front-end device to treat the clock signal of synchronous radio-frequency front-end equipment, and can not lose efficacy or cause clock system collapse with the communication failure of standard time clock because of standard time clock, the stability that has strengthened system operation can low cost, the high-precision time synchronized realizing between radio-frequency front-end equipment.
Brief description of the drawings
Fig. 1 is clock source radio frequency front-end device of the present invention.
Fig. 2 is the composition of measuring generator time calibration of the present invention.
Fig. 3 is the flow chart of synchronised clock of the present invention.
Detailed description of the invention
For to structure of the present invention, feature and effect thereof, can have and further understand and be familiar with, now lift a preferred embodiment, and be described with reference to the accompanying drawings as follows:
In conjunction with shown in Fig. 1 to Fig. 3, described clock source radio frequency front-end device also includes the first clock source, the first clock register, time data generator, time data bag sending module and packet receive feedback module, the first described clock source, system reference clock signal pulse is provided, the first described clock register, the system reference clock signal pulse providing according to described clock source produces local reference clock, described time data generator, continue to post the low level of the described local reference clock of getting current time, and according to default frequency generation time data, described time data bag sending module, continue to collect described time data, and the time data of collection is sent to target device reaching Preset Time interval, described packet receives feedback module, in order to receive to time request data package, and send feedback data packet to target device after default time interval.
The described synchronous radio frequency front-end device for the treatment of also includes second clock source, second clock register, measure data packet transceive module and time calibration generator, described second clock source, local adjustable clock signal pulse is provided, described second clock register, the local adjustable clock signal pulse providing according to described second clock source produces local clock value, described data packet transceive module, in order in the time receiving the time data that described time data bag sending module sends, send to time request data package to described clock source radio-frequency front-end equipment, and the moment of transmission is recorded as to the first local clock value, and receive described packet and receive the feedback data packet of feedback module feedback, and the moment of reception is recorded as to the second local clock value, measure generator described time calibration, read first of time data that described data packet transceive module receives and record, the second local clock value, calculate clock frequency correcting value and local clock correcting value and calibrate described second clock source and second clock register.
Measure generator and also include collecting unit described time calibration, clock frequency correction amount calculating unit, local clock correction amount calculating unit and correcting unit, first of described collecting unit record, the second local clock value, the repeatedly time data reading is packaged into time data collection, described clock frequency correction amount calculating unit contrasts differing from of the first local clock value collection and data set and obtains the first difference collection, described local clock correction amount calculating unit contrasts differing from of the second local clock value collection and the first local clock value collection and obtains the second difference collection, described correcting unit, calibrate described second clock source and second clock register according to the described clock frequency correcting value and the local clock correcting value that calculate.
Obtaining timing differential computational methods isFor the clock of KT moment terminal i, Ni (k) is the adjacent end set of kT moment terminal i, and ni (k) is the adjacent end sum of kT moment terminal i, and T is clock adjustment cycle, and k is natural number.
When initialization system network after program operation connects, first each terminal configures self network address, then starts to travel through the adjacent end existing in search for networks, obtains after response, sets up network and connects. After grid is set up, start communication delay and proofread and correct, each terminal sends order to adjacent end in system, obtains after return information computer communication time delay, and record is correction factor with the time delay of other all terminals, for the clock compensation of synchronizing process. Obtain after communication delay correction factor, each terminal obtains self present clock state, starts circulation synchronous process.
Start circulation synchronous process steps, this clock source radio-frequency front-end carries out a series of clock comparative analysis, after enter uniformity computing method difference while obtaining, propose whether to need to adjust the machine clock to computer.
Analysis mode clock synchronous of the present invention uses the clock signal calibration of clock source radio-frequency front-end equipment to treat the clock signal of synchronous radio-frequency front-end equipment, and can not lose efficacy or cause clock system collapse with the communication failure of standard time clock because of standard time clock, the stability that has strengthened system operation can low cost, the high-precision time synchronized realizing between radio-frequency front-end equipment.
The foregoing is only the present invention's preferred embodiment; not limit practical range of the present invention with this, all persons that is familiar with technique, use principle of the present invention and technical characterictic; various changes and the decoration done, within all should being covered by the protection category that these claims define.
Claims (4)
1. a distributed clock method to set up, it is characterized in that: include and initialize network connection and obtain the first and second computer clock modules, described obtains the first and second computer clock modules by clock source radio frequency front-end device and treat that synchronous radio frequency front-end device obtains clock data.
2. a kind of distributed clock method to set up as claimed in claim 1, is characterized in that: described clock source radio frequency front-end device also comprises:
The first clock source, for providing system reference clock signal pulse;
The first clock register, produces local reference clock for the system reference clock signal pulse providing according to described the first clock source;
Time data generator, for continuing to post the low level of the described local reference clock of getting current time, and according to default frequency generation time data;
Time data generator, for continuing to post the low level of the described local reference clock of getting current time, and according to default frequency generation time data;
Time data bag sending module, collects described time data for continuing, and the time data of collection is sent to target device reaching Preset Time interval;
Packet receives feedback module, in order to receive to time request data package, and send feedback data packet to target device after default time interval.
3. a kind of distributed clock method to set up as claimed in claim 1, is characterized in that: the described synchronous radio frequency front-end device for the treatment of also comprises:
Second clock source, for providing local adjustable clock signal pulse;
Second clock register, produces local clock value for the local adjustable clock signal pulse providing according to described second clock source;
Data packet transceive module, in order in the time receiving the time data that described time data bag sending module sends, send to time request data package to described clock source radio-frequency front-end equipment, and the moment of transmission is recorded as to the first local clock value, and receive the feedback data packet that described packet reception feedback module feeds back, and the moment of reception is recorded as to the second local clock value;
Measure generator time calibration, for reading the time data of described data packet transceive module reception and first, second local clock value of record, calculate clock frequency correcting value and local clock correcting value and calibrate described second clock source and second clock register.
4. a kind of distributed clock method to set up as claimed in claim 3, is characterized in that: measure generator described time calibration and also comprise:
Collecting unit, for first, second local clock value recording, the repeatedly time data reading is packaged into time data collection;
Clock frequency correction amount calculating unit, for contrasting differing from and obtaining the first difference collection of the first local clock value collection and data set;
Local clock correction amount calculating unit, for contrasting differing from and obtaining the second difference collection of the second local clock value collection and the first local clock value collection;
Correcting unit, for calibrating described second clock source and second clock register according to the described clock frequency correcting value and the local clock correcting value that calculate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510740888.7A CN105610533A (en) | 2015-11-02 | 2015-11-02 | Distributed clock setting method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510740888.7A CN105610533A (en) | 2015-11-02 | 2015-11-02 | Distributed clock setting method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105610533A true CN105610533A (en) | 2016-05-25 |
Family
ID=55990093
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510740888.7A Pending CN105610533A (en) | 2015-11-02 | 2015-11-02 | Distributed clock setting method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105610533A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110032461A (en) * | 2019-02-02 | 2019-07-19 | 阿里巴巴集团控股有限公司 | A kind of determination method and device showing moment exception |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103944660A (en) * | 2013-01-18 | 2014-07-23 | 中国科学院上海高等研究院 | Clock synchronization device and method |
-
2015
- 2015-11-02 CN CN201510740888.7A patent/CN105610533A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103944660A (en) * | 2013-01-18 | 2014-07-23 | 中国科学院上海高等研究院 | Clock synchronization device and method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110032461A (en) * | 2019-02-02 | 2019-07-19 | 阿里巴巴集团控股有限公司 | A kind of determination method and device showing moment exception |
CN110032461B (en) * | 2019-02-02 | 2023-09-19 | 创新先进技术有限公司 | Method and device for determining abnormal display time |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111555834B (en) | Clock synchronization method and system of wireless network based on IEEE1588 protocol | |
CN109669899B (en) | Method for adaptively adjusting serial port communication baud rate and serial port device | |
CN105846941B (en) | Clock transparent transmission device and method based on 1588 standards of IEEE | |
CN103944660B (en) | Clock synchronization device and method | |
WO2022057844A1 (en) | Device synchronous calibration method and apparatus, devices, and storage medium | |
TW200807008A (en) | Associating a universal time with a received signal | |
WO2021008532A1 (en) | Active antenna unit delay alignment method and apparatus and active antenna unit | |
CN103368137B (en) | Multi-terminal self-repairing data synchronization differential protection method based on network self-repairing | |
CN103888237A (en) | Method and device for achieving clock time synchronization | |
CN107037261A (en) | 0.2S level three-phase electric energy meters and its measuring method based on wide area synchro measure | |
CN106950426A (en) | Three-phase electric energy meter and its measuring method based on wide area synchro measure | |
CN103532693B (en) | Time synchronizing device and method | |
CN108737000A (en) | The method and apparatus synchronized for clock | |
CN104144047B (en) | The synchronous method of communications network system, intermediate node and from node | |
CN104320240A (en) | Method and device for providing global clock in system | |
CN108023723A (en) | The method of Frequency Synchronization and from clock | |
CN108738127B (en) | Radio remote unit, baseband processing unit, distributed base station and synchronization method thereof | |
CN113311384A (en) | Unilateral bidirectional distance measurement method and device | |
US20220360350A1 (en) | Method and apparatus for acquiring timestamp of data stream, storage medium, and electronic apparatus | |
CN102638339B (en) | Method and device for realizing precision time synchronization | |
CN105450320B (en) | A kind of intelligent substation whole process us class precisions wireless ethernet network sychronisation and method | |
CN105610533A (en) | Distributed clock setting method | |
CN210803591U (en) | High-precision synchronous acquisition device for monitoring extra-high voltage converter station sleeve | |
CN108008676A (en) | A kind of multiplied unit relay protection system and its synchronous method | |
CN106019212A (en) | Method for correcting non-ideal factor among multiple channels |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160525 |
|
WD01 | Invention patent application deemed withdrawn after publication |