CN105607915B - A kind of double subregion start-up control methods of server - Google Patents

A kind of double subregion start-up control methods of server Download PDF

Info

Publication number
CN105607915B
CN105607915B CN201610074783.7A CN201610074783A CN105607915B CN 105607915 B CN105607915 B CN 105607915B CN 201610074783 A CN201610074783 A CN 201610074783A CN 105607915 B CN105607915 B CN 105607915B
Authority
CN
China
Prior art keywords
subregion
booting
power button
power
cpld
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610074783.7A
Other languages
Chinese (zh)
Other versions
CN105607915A (en
Inventor
孔祥涛
赵现普
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Beijing Electronic Information Industry Co Ltd
Original Assignee
Inspur Beijing Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Beijing Electronic Information Industry Co Ltd filed Critical Inspur Beijing Electronic Information Industry Co Ltd
Priority to CN201610074783.7A priority Critical patent/CN105607915B/en
Publication of CN105607915A publication Critical patent/CN105607915A/en
Application granted granted Critical
Publication of CN105607915B publication Critical patent/CN105607915B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof

Abstract

The invention discloses a kind of double subregion start-up control methods of server, this method includes:The power button of two subregions of trigger the server is distinguished within the extremely short time, the power button of the first subregion generates the first undersuing, and the power button of the second subregion generates the second undersuing;I/O module judges the sequencing of the booting key pressing of two subregions according to the first undersuing and the second undersuing, generates first identifier signal and second identifier signal;First Regionalization basis first identifier signal judges that the power-up sequence of the first subregion, the second Regionalization basis second identifier signal judge the power-up sequence of the second subregion;Power-up sequence is that first subregion powers on booting, the subregion sending time flag signal after being to power-up sequence, make power-up sequence be after subregion power on booting after the preset lime.The time interval that two subregion QPI buses are trained is staggered by this method realization, to ensure two subregion normal boot-straps.

Description

A kind of double subregion start-up control methods of server
Technical field
The present invention relates to server technology fields, more particularly to a kind of double subregion start-up control methods of server.
Background technology
Currently, in high-end server field, the number of processor can be supported to 8, i.e., so-called 8 road server.8 tunnels take Business device can play more powerful processing operational capability, and the scalability with height.Powerful processing capacity and memory hold Amount be database, it is preposition application, high-performance calculation best hardware platform.
8 processors can realize the effect of redundancy simultaneously, enable a system to isolation hardware fault, ensure client traffic never It pauses.8 road servers have 4 processors usually using two pieces of computing boards on every piece of computing board, two pieces of computing boards by backboard into Row physical link is connected up to the purpose of 8 processors interconnection.Namely every piece of computing board is an independent 4 road server. By configuring, it can be achieved that two independent 4 tunnel partition systems.Theoretically need two subregion all workings be all it is independent, no It is influenced by other subregion.Two subregions, which logically demarcate, to be come, but physically still maintains electrical connection.If two points Area is switched on being spaced in shorter time, and when QPI bus training of a subregion can be by another point when being trained Area influences.It can cause one of subregion that delay machine occurs in start process when serious or all processors can not be enumerated.Such as The time interval that two subregion QPI buses are trained is staggered by what, to ensure two subregion normal boot-straps, avoids two points Area influences each other when being switched on and is a problem to be solved.
Invention content
It is to realize that two subregion QPI are total the object of the present invention is to provide a kind of double subregion start-up control methods of server The time interval that line is trained is staggered, to ensure two subregion normal boot-straps.
In order to solve the above technical problems, the present invention provides a kind of double subregion start-up control methods of server, this method includes:
Distinguish the power button of two subregions of trigger the server within the extremely short time, the power button of the first subregion generates the The power button of one undersuing, the second subregion generates the second undersuing;
I/O module judges the booting key pressing of two subregions according to first undersuing and the second undersuing Sequencing, generate first identifier signal and second identifier signal;
First identifier signal described in first Regionalization basis judges the power-up sequence of the first subregion, second subregion according to The power-up sequence of the second subregion is judged according to the second identifier signal;
Power-up sequence is that first subregion powers on booting, and the subregion sending time flag signal after being to power-up sequence makes Subregion after power-up sequence is powers on booting after the preset lime.
Preferably, the first identifier signal is used to mark the sequence of the booting key pressing of first subregion, and described the Two id signals are used to mark the sequence of the booting key pressing of second subregion.
Preferably, the first identifier signal is CPU0_CPLD_GPIO2, when CPU0_CPLD_GPIO2 is 1, indicates the The power button of one subregion is first pressed;
The second identifier signal is CPU1_CPLD_GPIO2, when CPU1_CPLD_GPIO2 is 1, indicates the second subregion Power button is first pressed.
Preferably, the preset time is 40s.
Preferably, the method further includes:
The I/O module sends the first booting enable signal to the first subregion, and the enabled letter of the second booting is sent to the second subregion Number.
Preferably, the first booting enable signal is described for marking whether the power button of first subregion is pressed Second identifier signal is for marking whether the power button of second subregion is pressed.
Preferably, the first booting enable signal is PWRON_0, and when PWRON_0 is 1, the first subregion has been pressed in expression Power button;
The second booting enable signal is PWRON_1, when PWRON_1 is 1, indicates the booting for having pressed the second subregion Key.
Preferably, the method further includes:
The I/O module sends the status signal of the power button of the second subregion to the first subregion, and first is sent to the second subregion The status signal of the power button of subregion.
Preferably, the status signal of the power button of second subregion is CPU0_CPLD_GPIO0, CPU0_CPLD_ When GPIO0 is 1, the power button for having pressed the second subregion is indicated;When CPU0_CPLD_GPIO0 is 0, the second subregion is not pressed in expression Power button;
The status signal of the power button of first subregion is CPU1_CPLD_GPIO0, when CPU1_CPLD_GPIO0 is 1, The power button of the first subregion has been pressed in expression;When CPU1_CPLD_GPIO0 is 0, the power button for not pressing the first subregion is indicated.
A kind of double subregion start-up control methods of server provided by the present invention, the triggering service respectively within the extremely short time The power button of the power button of two subregions of device, the first subregion generates the first undersuing, and the power button of the second subregion generates Second undersuing;I/O module judges the booting of two subregions according to first undersuing and the second undersuing The sequencing of key pressing generates first identifier signal and second identifier signal;First identifier described in first Regionalization basis Signal judges the power-up sequence of the first subregion, and second identifier signal described in second Regionalization basis judges the booting of the second subregion Sequentially;Power-up sequence is that first subregion powers on booting, and the subregion sending time flag signal after being to power-up sequence makes booting Subregion after sequence is powers on booting after the preset lime.As it can be seen that this method judges the booting of the first subregion and the second subregion Sequentially, and power-up sequence is made to be that first subregion first powers on booting, the subregion after power-up sequence is powers on again after the preset lime Booting, will retain enough booting interval times, can so be trained two subregion QPI buses between two subregions Time interval is staggered, and avoids influencing each other when two subregion bootings.
Description of the drawings
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this The embodiment of invention for those of ordinary skill in the art without creative efforts, can also basis The attached drawing of offer obtains other attached drawings.
Fig. 1 is a kind of flow chart of the double subregion start-up control methods of server provided by the present invention;
Fig. 2 is the schematic diagram of the double subregions of server provided by the present invention.
Specific implementation mode
Core of the invention is to provide a kind of double subregion start-up control methods of server, to realize that two subregion QPI are total The time interval that line is trained is staggered, to ensure two subregion normal boot-straps.
In order to enable those skilled in the art to better understand the solution of the present invention, below in conjunction in the embodiment of the present invention Attached drawing, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described embodiment is only A part of the embodiment of the present invention, instead of all the embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art The every other embodiment obtained without making creative work, shall fall within the protection scope of the present invention.
Referring to FIG. 1, Fig. 1 is a kind of flow chart of the double subregion start-up control methods of server provided by the present invention, it should Method includes:
S11:The power button of two subregions of trigger the server, the power button production of the first subregion are distinguished within the extremely short time The power button of raw first undersuing, the second subregion generates the second undersuing;
S12:I/O module judges the booting key pressing of two subregions according to the first undersuing and the second undersuing Sequencing, generate first identifier signal and second identifier signal;
S13:First Regionalization basis first identifier signal judges the power-up sequence of the first subregion, the second Regionalization basis second mark Know the power-up sequence that signal judges the second subregion;
S14:Power-up sequence is that first subregion powers on booting, the subregion sending time flag letter after being to power-up sequence Number, make power-up sequence be after subregion power on booting after the preset lime.
As it can be seen that this method judges the power-up sequence of the first subregion and the second subregion, and power-up sequence is made to be that first subregion is first Booting is powered on, the subregion after power-up sequence is powers on booting again after the preset lime, will retain enough between two subregions It is switched on interval time, the time interval that two subregion QPI buses are trained can be so staggered, avoid two subregion bootings When influence each other.
Specifically, it is based on the method, sequence of the first identifier signal for the booting key pressing of the first subregion of label, the Sequence of two id signals for the booting key pressing of the second subregion of label.
First identifier signal is CPU0_CPLD_GPIO2, when CPU0_CPLD_GPIO2 is 1, indicates the booting of the first subregion Key is first pressed;
Second identifier signal is CPU1_CPLD_GPIO2, when CPU1_CPLD_GPIO2 is 1, indicates the booting of the second subregion Key is first pressed.
Wherein, the preset time is 40s.
In addition, I/O module sends the first booting enable signal to the first subregion, it is enabled to send the second booting to the second subregion Signal.
Whether power button of the first booting enable signal for the first subregion of label is pressed, and second identifier signal is for marking Whether the power button of the second subregion is pressed.
Wherein, the first booting enable signal is PWRON_0, when PWRON_0 is 1, indicates the booting for having pressed the first subregion Key;
Second booting enable signal is PWRON_1, when PWRON_1 is 1, indicates the power button for having pressed the second subregion.
In addition, I/O module sends the status signal of the power button of the second subregion to the first subregion, the is sent to the second subregion The status signal of the power button of one subregion.
Wherein, the status signal of the power button of the second subregion is CPU0_CPLD_GPIO0, CPU0_CPLD_GPIO0 1 When, indicate the power button for having pressed the second subregion;When CPU0_CPLD_GPIO0 is 0, the booting for not pressing the second subregion is indicated Key;
The status signal of the power button of first subregion is CPU1_CPLD_GPIO0, when CPU1_CPLD_GPIO0 is 1, is indicated The power button of the first subregion is pressed;When CPU1_CPLD_GPIO0 is 0, the power button for not pressing the first subregion is indicated.
It is detailed, the power button of the first Regionalization basis first identifier signal, the first booting enable signal and the second subregion Status signal judges that the power-up sequence of the first subregion and the second subregion, the second Regionalization basis second identifier signal, the second booting make The status signal of the power button of energy signal and the first subregion judges the power-up sequence of the first subregion and the second subregion, is then switched on suitable Sequence is that first subregion powers on booting, the subregion sending time flag signal after being to power-up sequence, after making power-up sequence be Subregion powers on booting after the preset lime.
Such as in the first subregion this subregion, when PWRON_0 is 1, CPU0_CPLD_GPIO0 0, CPU0_CPLD_ GPIO2 is 1, shows that the power button of i.e. the first subregion of this subregion has been pressed, another subregion i.e. power button of the second subregion It is not pressed, the first subregion can power on booting at this time.The sequence for powering on booting is that the first subregion is that first, the second subregion is Afterwards, the first subregion first powers on booting, and the second subregion just powers on booting after the first subregion powers on booting.
When PWRON_0 is 1, CPU0_CPLD_GPIO0 0, CPU0_CPLD_GPIO2 1 shows the booting of the first subregion Key has been pressed, and the power button of the second subregion is not pressed.The first subregion can power on booting at this time.I.e. the first subregion first powers on Booting, the second subregion power on booting after the first subregion.The sequence for powering on booting is that the first subregion is that first, the second subregion is Afterwards, the first subregion first powers on booting, and the second subregion just powers on booting after the first subregion powers on booting.
When CPU0_CPLD_GPIO2 is 1, PWRON_0 1, CPU0_CPLD_GPIO0 1 shows the booting of the first subregion Key has been pressed, and the power button of the second subregion has also been pressed, and the power button of the first subregion is opening prior to the second subregion Switch is pressed, and the first subregion can power on booting at this time.The sequence for powering on booting is that the first subregion is that first, the second subregion is Afterwards, the first subregion first powers on booting, and the second subregion just powers on booting after the first subregion powers on booting.
Judge to power on power-up sequence in addition it can time tag position signal, CPU1_40S is the second subregion timing full 40 What the second generated waits for flag bit, i.e. time flag signal for 40 seconds, and CPU1_40S 1 shows that the first subregion has been subjected to 40 Second waits for.
When PWRON_0 is 1, CPU0_CPLD_GPIO0 1, CPU0_CPLD_GPIO2 0, CPU1_40S 1, show the The power button of one subregion has been pressed, and the power button of another second subregion has also been pressed, and the first subregion is not first by by opening Switch, and have been subjected to 40 seconds and wait at this time, the first subregion can power on booting at this time.The sequence for powering on booting is second point Qu Weixian, after the first subregion is, the second subregion first powers on booting, the first subregion after the second subregion powers on booting 40s just on Establish machine by cable.
Specifically, this method increases the mechanism of booting control, thus will in order to avoid influencing each other when two subregions are switched on Two subregion QPI (Quick Path Interconnect) bus training are that the time interval being trained is staggered.Booting The mechanism of control is to control signal cooperative achievement by by stages CPLD.Based on the double zone configurations of 8 road servers, the present invention proposes Server double subregion start-up control methods when effectively avoiding two subregions while being switched on due to connected QPI buses electrically Training causes the influence of system failure.
Referring to FIG. 2, Fig. 2 is the schematic diagram of the double subregions of server provided by the present invention.Hardware environment includes:Two meters Calculate module and I/O module, two computing modules are subregion 0 in Fig. 2, subregion 1, and subregion 0 refers to the first above-mentioned subregion, subregion 2 Refer to the second above-mentioned subregion.I/O module is IOBoard in Fig. 2.
There is CPLD (Complex Programmable Logic Device) in each module.The booting of two subregions Button is deployed in I/O module.It is interacted by status information between CPLD, realizes that two partition security booting interval times keep At 40 seconds.
For the control signal between CPLD, the power button of two subregions, power button are triggered respectively within the extremely short time The undersuing of generation enters the CPLD in I/O module.The reference clock of CPLD was about tens nanoseconds.Pass through CPLD hardware Logical language, tens nanosecond clocks may determine that the sequencing of two booting key pressings enough.By in I/O module CPLD sequential logics judge to generate two flag signals, CPU0_CPLD_GPIO2 and CPU1_CPLD_GPIO2.
CPU0_CPLD_GPIO2 is the flag bit that subregion 0 first presses power button, and the power button elder generation quilt of this subregion is represented when being 1 It presses.CPU1_CPLD_GPIO2 be subregion 1 first press power button flag bit, be 1 when represent this subregion power button first by by Under.
PWRON_0 and PWRON_1 is the booting enable signal that I/O module CPLD is sent to subregion 0 and subregion 1.PWRON_0 It indicates to have pressed 0 power button of subregion when being 1.Booting enable signal is sent out to subregion 0.It indicates to have pressed point when PWRON_1 is 1 1 power button of area.Booting enable signal is sent out to subregion 1.
CPU0_CPLD_GPIO0 is sent to the CPLD of subregion 0.The state of this signal replication PWRON_1.CPU0_CPLD_ When GPIO0 is 1:1 power button of subregion has been pressed in expression.When CPU0_CPLD_GPIO0 is 0:1 power button of subregion is not pressed in expression.
CPU1_CPLD_GPIO0 is sent to the CPLD of subregion 1.The state of this signal replication PWRON_0.CPU1_CPLD_ When GPIO0 is 1:0 power button of subregion has been pressed in expression.When CPU1_CPLD_GPIO0 is 0:0 power button of subregion is not pressed in expression.
Subregion 0 and subregion 1CPLD start timer after powering on booting.It will produce 40 seconds and waited for after timing is 40 seconds full At flag bit CPU0_40S and CPU1_40S.The CPLD of another subregion is informed by GPIO.
For CPU0_40S, after the completion of subregion 0 powers on booting timing 40 seconds, then CPU0_40S is set 1.For CPU1_ CPU1_40S is then set 1 by 40S after the completion of subregion 1 powers on booting timing 40 seconds.
Specifically, illustrating to power on the had condition that is switched on by taking subregion 0 as an example, carried out with Verilog HDL expression formulas It illustrates.
Verilog HDL expression formulas are PWRON_0&!When CPU0_CPLD_GPIO0&CPU0_CPLD_GPIO2=1, i.e., PWRON_0 is 1, CPU0_CPLD_GPIO0 0, CPU0_CPLD_GPIO2 1.Illustrate that this subregion power button has been pressed, separately An outer subregion power button is not pressed.This subregion can power on booting at this time.
Verilog HDL expression formulas are CPU0_CPLD_GPIO2&PWRON_0&CPU0_CPLD_GPIO0=1, i.e. CPU0_ CPLD_GPIO2 is 1, PWRON_0 1, CPU0_CPLD_GPIO0 1.Illustrate that this subregion power button has been pressed, another Subregion power button has also been pressed.And this subregion power button is pressed prior to another subregion power button.This subregion at this time Booting can be powered on.
Verilog HDL expression formulas are CPU1_40S&PWRON_0&CPU0_CPLD_GPIO0&!CPU0_CPLD_GPIO2 =1, i.e. CPU1_40S are 1, PWRON_0 1, CPU0_CPLD_GPIO0 1, CPU0_CPLD_GPIO2 0.Illustrate this subregion Power button has been pressed, another subregion power button has also been pressed, and this subregion is not first by by power button, and this When have been subjected to 40 seconds wait for.This subregion can power on booting at this time.
As it can be seen that by signal interaction control between two subregion CPLD and I O board CPLD, it can be achieved that when two subregions When pressing power button in the shorter time, power on booting interval time be maintained at 40 seconds.Thus by two subregion QPI buses The time interval of training is staggered, to ensure two subregion normal boot-straps.
To sum up, the double subregion start-up control methods of a kind of server provided by the present invention, are touched respectively within the extremely short time The power button of two subregions of server is sent out, the power button of the first subregion generates the first undersuing, the booting of the second subregion Key generates the second undersuing;I/O module judges opening for two subregions according to the first undersuing and the second undersuing The sequencing that switch is pressed generates first identifier signal and second identifier signal;First Regionalization basis first identifier signal is sentenced The power-up sequence of disconnected first subregion, the second Regionalization basis second identifier signal judge the power-up sequence of the second subregion;Power-up sequence Power on booting for first subregion, the subregion sending time flag signal after being to power-up sequence, make power-up sequence be after divide Area powers on booting after the preset lime.As it can be seen that this method judges the power-up sequence of the first subregion and the second subregion, and make booting Sequence first powers on booting for first subregion, and the subregion after power-up sequence is powers on booting again after the preset lime, by two points Retain enough booting interval times between area, the time interval that two subregion QPI buses are trained can be so staggered, It avoids influencing each other when two subregion bootings.
A kind of double subregion start-up control methods of server provided by the present invention are described in detail above.Herein Applying specific case, principle and implementation of the present invention are described, and the explanation of above example is only intended to help Understand the method and its core concept of the present invention.It should be pointed out that for those skilled in the art, not taking off , can be with several improvements and modifications are made to the present invention under the premise of from the principle of the invention, these improvement and modification also fall into this In invention scope of the claims.

Claims (9)

1. a kind of double subregion start-up control methods of server, which is characterized in that including:
The power button of two subregions of trigger the server is distinguished within the extremely short time, the power button generation first of the first subregion is negative The power button of pulse signal, the second subregion generates the second undersuing;
I/O module judges the elder generation of the booting key pressing of two subregions according to first undersuing and the second undersuing Sequence afterwards generates first identifier signal and second identifier signal;
First identifier signal described in first Regionalization basis judges the power-up sequence of the first subregion, the second Regionalization basis institute State the power-up sequence that second identifier signal judges the second subregion;
Power-up sequence is that first subregion powers on booting, and the subregion sending time flag signal after being to power-up sequence makes booting Subregion after sequence is powers on booting after the preset lime.
2. the method as described in claim 1, which is characterized in that the first identifier signal is for marking first subregion The sequence of booting key pressing, the second identifier signal are used to mark the sequence of the booting key pressing of second subregion.
3. method as claimed in claim 2, which is characterized in that the first identifier signal is CPU0_CPLD_GPIO2, When CPU0_CPLD_GPIO2 is 1, indicate that the power button of the first subregion is first pressed;
The second identifier signal is CPU1_CPLD_GPIO2, when CPU1_CPLD_GPIO2 is 1, indicates the booting of the second subregion Key is first pressed.
4. the method as described in claim 1, which is characterized in that the preset time is 40s.
5. the method as described in claim 1, which is characterized in that further include:
The I/O module sends the first booting enable signal to the first subregion, and the second booting enable signal is sent to the second subregion.
6. method as claimed in claim 5, which is characterized in that the first booting enable signal is for marking described first point Whether the power button in area is pressed, and the second identifier signal is for marking whether the power button of second subregion is pressed.
7. method as claimed in claim 5, which is characterized in that the first booting enable signal is PWRON_0, PWRON_0 When being 1, the power button for having pressed the first subregion is indicated;
The second booting enable signal is PWRON_1, when PWRON_1 is 1, indicates the power button for having pressed the second subregion.
8. the method as described in claim 1, which is characterized in that further include:
The I/O module sends the status signal of the power button of the second subregion to the first subregion, and the first subregion is sent to the second subregion Power button status signal.
9. method as claimed in claim 8, which is characterized in that the status signal of the power button of second subregion is CPU0_ When CPLD_GPIO0, CPU0_CPLD_GPIO0 are 1, the power button for having pressed the second subregion is indicated;CPU0_CPLD_GPIO0 is 0 When, indicate the power button for not pressing the second subregion;
The status signal of the power button of first subregion is CPU1_CPLD_GPIO0, when CPU1_CPLD_GPIO0 is 1, is indicated The power button of the first subregion is pressed;When CPU1_CPLD_GPIO0 is 0, the power button for not pressing the first subregion is indicated.
CN201610074783.7A 2016-02-02 2016-02-02 A kind of double subregion start-up control methods of server Active CN105607915B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610074783.7A CN105607915B (en) 2016-02-02 2016-02-02 A kind of double subregion start-up control methods of server

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610074783.7A CN105607915B (en) 2016-02-02 2016-02-02 A kind of double subregion start-up control methods of server

Publications (2)

Publication Number Publication Date
CN105607915A CN105607915A (en) 2016-05-25
CN105607915B true CN105607915B (en) 2018-10-02

Family

ID=55987869

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610074783.7A Active CN105607915B (en) 2016-02-02 2016-02-02 A kind of double subregion start-up control methods of server

Country Status (1)

Country Link
CN (1) CN105607915B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108829570B (en) * 2018-06-28 2020-11-20 苏州浪潮智能科技有限公司 Server node information display control method, device, system and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102693283A (en) * 2012-05-07 2012-09-26 深圳市共进电子股份有限公司 Data partition storage method and system boot method of embedded system
CN103970683A (en) * 2014-05-07 2014-08-06 山东华芯半导体有限公司 Method for accelerating starting of USB flash disk
CN104506362A (en) * 2014-12-29 2015-04-08 浪潮电子信息产业股份有限公司 Method for system state switching and monitoring on CC-NUMA (cache coherent-non uniform memory access architecture) multi-node server
CN104572142A (en) * 2013-10-12 2015-04-29 鸿富锦精密工业(深圳)有限公司 Computer control circuit
CN104679540A (en) * 2013-11-29 2015-06-03 英业达科技有限公司 Computer system and computer system starting method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7777368B2 (en) * 2007-02-05 2010-08-17 Cisco Technology, Inc. Redundant power supply with pulse width modulation soft start feature

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102693283A (en) * 2012-05-07 2012-09-26 深圳市共进电子股份有限公司 Data partition storage method and system boot method of embedded system
CN104572142A (en) * 2013-10-12 2015-04-29 鸿富锦精密工业(深圳)有限公司 Computer control circuit
CN104679540A (en) * 2013-11-29 2015-06-03 英业达科技有限公司 Computer system and computer system starting method
CN103970683A (en) * 2014-05-07 2014-08-06 山东华芯半导体有限公司 Method for accelerating starting of USB flash disk
CN104506362A (en) * 2014-12-29 2015-04-08 浪潮电子信息产业股份有限公司 Method for system state switching and monitoring on CC-NUMA (cache coherent-non uniform memory access architecture) multi-node server

Also Published As

Publication number Publication date
CN105607915A (en) 2016-05-25

Similar Documents

Publication Publication Date Title
US7761726B2 (en) Method and apparatus for fault tolerant time synchronization mechanism in a scaleable multi-processor computer
CN107070731B (en) Master-slave arbitration method and system
JP5136550B2 (en) Information processing apparatus and information processing apparatus reconfiguration method
US20150370296A1 (en) Power Sequencing by Slave Power Sequencers Sharing a Command Bus
CN103744753B (en) A kind of data interactive method of dual systems and device
JP2011048534A (en) Fault tolerant computer and power control method
US9766951B2 (en) Hardware synchronization barrier between processing units
CN105607915B (en) A kind of double subregion start-up control methods of server
CN104899125B (en) A kind of the operation information acquisition methods and device of single board system
CN103885860A (en) Method for achieving BMC double-management hot redundancy by applying IPMI command
CN103973809A (en) Data distributing method and system
EP3835903B1 (en) Fault diagnosis system and server
CN101639821B (en) SMBUS interface chip of sever with content redundant link
CN104468210A (en) Quick main and standby switching control method
WO2016095613A1 (en) Multi-path server and signal processing method thereof
US20160140063A1 (en) Message filtering in a data processing system
CN101291201A (en) Heart beat information transmission system and method
CN102841634A (en) Server mainboard
RU2313800C1 (en) Mode and a system of identification of the port of the switching panel to which a network arrangement is attached
TW200821823A (en) Remote monitor module for computer initialization
CN105573869A (en) I2C bus based fault tolerant control method for system controller
CN202153352U (en) Watchdog device capable of preventing computer control system from failure
CN103198047A (en) Redundancy synchronization Internet protocol (IP) core with state monitoring and based on field programmable gate array (FPGA)
CN207965882U (en) A kind of modularization board for server signal monitoring
CN111258951A (en) Method and system for realizing FPGA server

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant