CN105589832B - A kind of microprocessor architecture design of program needed for the self-starting based on network or system - Google Patents
A kind of microprocessor architecture design of program needed for the self-starting based on network or system Download PDFInfo
- Publication number
- CN105589832B CN105589832B CN201510974909.1A CN201510974909A CN105589832B CN 105589832 B CN105589832 B CN 105589832B CN 201510974909 A CN201510974909 A CN 201510974909A CN 105589832 B CN105589832 B CN 105589832B
- Authority
- CN
- China
- Prior art keywords
- microprocessor
- mainboard
- program
- network
- plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4416—Network booting; Remote initial program loading [RIPL]
Abstract
It include two pieces of microprocessor chips in this framework, i.e. microprocessor mainboard and microprocessor constitutes one piece of microprocessor chip by this two pieces of microprocessors from plate the invention discloses the microprocessor architecture design of program needed for a kind of network self-starting or system.Wireless network module, flash module and operation logical module etc. are embedded on microprocessor mainboard, microprocessor embeds flash module and corresponding program or the corresponding peripheral hardware of system etc. from plate.Wherein microprocessor mainboard connects network by wireless module, then by operation logical module according to input value, intelligence downloads corresponding program or system from network, finally starts and untreated from plate and is transmitted to its defeated program；This framework can be used as a node, which can find and download from network, can also descend program or system between node and node mutually.
Description
Technical field
The present invention relates to a kind of microprocessor architecture design, belong to hardware design field, more particularly to a kind of novel passes through net
The starting method of network Intelligent Installation corresponding program or system.
Background technique
Since nineteen forty-seven transistor is born, semiconductor technology experienced silicon transistor, integrated circuit, super large between more than 60 years
The several generations such as scale integrated circuit, development speed is that other industries are unexistent fastly.Semiconductor technology produces entire society
Wide influence, therefore it is referred to as " seed of industry ".Central processing unit is the prototype of microprocessor, refers to computer-internal
Data are carried out with the component handled and its process is controlled.With the rapid development of semiconductor technology, integrated chip density refers to
Number increases, so that CPU can integrate on a semiconductor chip in a, this large-scale integrated electricity with central processing unit function
Road device is collectively referred to as " microprocessor ".Microprocessor compared with traditional central processing unit, have it is small in size, light-weight and
The advantages that being easy modularization.
The element of microprocessor has: arithmetic unit, register file, sequential control circuit and data and address
Bus.It can complete instruction fetch, execute instruction, and the operation such as information is exchanged with extraneous memory and logical block.It is micro- at present
Processor is ubiquitous, is deep into every field, such as household appliances, automobile-used and military project.It is not only miniature calculating
The critical component of the core component of machine and various digital intelligent equipment.
But with the raising of the level such as life, production and science and technology, existing microprocessor architecture design is no longer satisfied
The demand of people.This case that adapting to, the microprocessor of new architecture is devised, is made it possible to through network startup, and
Operating system or program needed for being selected according to input value.The microprocessor of this framework substantially increases work as a result,
Efficiency is adaptable to different working environments.
Summary of the invention
The method of the present invention designs a kind of new type microprocessor framework, this framework can by network to the program of microprocessor or
System is modified.
The technical solution adopted by the present invention is a kind of based on network self-starting corresponding program or system to achieve the above object
Microprocessor architecture design, which includes two pieces of microprocessors: mainboard and from plate, this two pieces of microprocessors constitute a micro processs
Device chip.By modifying the ROM program of microprocessor mainboard, so that microprocessor mainboard starting wireless module is searched from network
And required program or system are downloaded, Jlink connecting line is simulated later, and the program or system that will download to microprocessor mainboard are transmitted
To microprocessor from plate, and make to execute the program after transmission from plate.Corresponding program or system can be downloaded as needed in this way,
And if have the microprocessor of two pieces of such frameworks, program or system can also be replaced between each other.
The following are the specific steps for realizing the method for the present invention:
S1. start microprocessor mainboard.
S2. microprocessor internal and external environment output signal are connected to monitor.When the two is any to be changed, to sentencing
Disconnected device exports high level signal.
S3. judge whether start signal is equal to zero.If zero, S2 is returned to, monitor continues to monitor internal logic and outside
Environment.If not zero, execute S4, determining device starting.
S4. determining device starts, according to the value of external environment input and microprocessor internal, by wireless module, to network
Send el signal.And start the wireless module of microprocessor mainboard, connect network.
S5. judge whether the el signal of determining device output is not equal to zero.If el is equal to zero, resets microprocessor mainboard and return
Return to S2.If el is not equal to zero, S6 is performed the next step, downloads corresponding program.
S6. according to el signal, corresponding data on Network Search.And by being downloaded wirelessly to above flash.
S7. microprocessor mainboard controls microprocessor and starts from plate, and by the data copy of mainboard flash to from plate
On flash, data in flash are executed from plate.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of microprocessor；
Fig. 2 is the hardware system work flow diagram that microprocessor is built.
Specific embodiment
As shown in Figs. 1-2, a kind of microprocessor architecture design based on network self-starting corresponding program or system, the framework include
Two pieces of microprocessors: mainboard and from plate, this two pieces of microprocessors constitute a microprocessor chips.By modifying microprocessor master
The ROM program of plate, so that microprocessor mainboard starting wireless module is searched from network and downloads required program or system, later
Jlink connecting line is simulated, the program for downloading to microprocessor mainboard or system are transmitted to microprocessor from plate, and make from plate
Program after executing transmission.Corresponding program or system can be downloaded as needed in this way, and if having the micro- of two pieces of such frameworks
Processor can also replace program or system between each other.
The following are the specific steps for realizing the method for the present invention:
S1. start microprocessor mainboard.
S2. microprocessor internal and external environment output signal are connected to monitor.When the two is any to be changed, to sentencing
Disconnected device exports high level signal.
S3. judge whether start signal is equal to zero.If zero, S2 is returned to, monitor continues to monitor internal logic and outside
Environment.If not zero, execute S4, determining device starting.
S4. determining device starts, according to the value of external environment input and microprocessor internal, by wireless module, to network
Send el signal.And start the wireless module of microprocessor mainboard, connect network.
S5. judge whether the el signal of determining device output is not equal to zero.If el is equal to zero, resets microprocessor mainboard and return
Return to S2.If el is not equal to zero, S6 is performed the next step, downloads corresponding program.
S6. according to el signal, corresponding data on Network Search.And by being downloaded wirelessly to above flash.
S7. microprocessor mainboard controls microprocessor and starts from plate, and by the data copy of mainboard flash to from plate
On flash, data in flash are executed from plate.
Claims (1)
1. a kind of microprocessor architecture design based on network self-starting corresponding program or system, it is characterised in that: the framework includes two
Block microprocessor, i.e. mainboard and from plate, this two pieces of microprocessors constitute a microprocessor chips；
By modifying the ROM program of microprocessor mainboard, so that microprocessor mainboard starting wireless module is searched simultaneously from network
Program needed for downloading or system simulate Jlink connecting line later, the program for downloading to microprocessor mainboard or system are transmitted to
Microprocessor makes to execute the program after transmission from plate from plate, downloads corresponding program or system as needed in this way；If having
The microprocessor chip of two pieces of such frameworks, additionally it is possible to replacement program or system between each other；
The method implementation steps of this framework are as follows,
S1. start microprocessor mainboard；
S2. microprocessor internal and external environment output signal are connected to monitor；When the two is any to be changed, determining device is given
Export high level signal；
S3. judge whether start signal is equal to zero；If zero, S2 is returned to, monitor continues to monitor internal logic and external rings
Border；If not zero, execute S4, determining device starting；
S4. determining device starts, and is sent by wireless module to network according to the value of external environment input and microprocessor internal
El signal；And start the wireless module of microprocessor mainboard, connect network；
S5. judge whether the el signal of determining device output is not equal to zero；If el is equal to zero, resets microprocessor mainboard and return to
S2；If el is not equal to zero, S6 is performed the next step, downloads corresponding program；
S6. according to el signal, corresponding data on Network Search；And by being downloaded wirelessly to above flash；
S7. microprocessor mainboard controls microprocessor and starts from plate, and by the data copy of mainboard flash to from plate flash,
Data in flash are executed from plate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510974909.1A CN105589832B (en) | 2015-12-23 | 2015-12-23 | A kind of microprocessor architecture design of program needed for the self-starting based on network or system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510974909.1A CN105589832B (en) | 2015-12-23 | 2015-12-23 | A kind of microprocessor architecture design of program needed for the self-starting based on network or system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105589832A CN105589832A (en) | 2016-05-18 |
| CN105589832B true CN105589832B (en) | 2019-02-19 |
Family
ID=55929424
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510974909.1A Expired - Fee Related CN105589832B (en) | 2015-12-23 | 2015-12-23 | A kind of microprocessor architecture design of program needed for the self-starting based on network or system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105589832B (en) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8838949B2 (en) * | 2010-03-22 | 2014-09-16 | Qualcomm Incorporated | Direct scatter loading of executable software image from a primary processor to one or more secondary processor in a multi-processor system |
| CN102637134B (en) * | 2012-04-26 | 2015-01-21 | 网经科技（苏州）有限公司 | Software loading and storing method under embedded asymmetric multiprocessing architecture |
| CN203086462U (en) * | 2013-01-08 | 2013-07-24 | 上海庆科信息技术有限公司 | Embedded Wi-Fi wireless integrated module |
| CN104834504A (en) * | 2015-04-28 | 2015-08-12 | 江苏宏云技术有限公司 | SOC dual-core structure based on master-slave cooperative work of MCU and DSP and working method thereof |
-
2015
- 2015-12-23 CN CN201510974909.1A patent/CN105589832B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN105589832A (en) | 2016-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108268425B (en) | Programmable matrix processing engine | |
| KR101739532B1 (en) | Enhanced rehosting capability for legacy hardware and software | |
| JP6378128B2 (en) | Performance verification apparatus, system, method, and program for causing computer to execute the method | |
| CN107203465B (en) | System interface testing method and device | |
| CN102279756A (en) | CPLD (Complex Programmable Logic Device) firmware updating method | |
| CN105740139B (en) | A kind of debugging embedded software method based on virtual environment | |
| WO2019103782A1 (en) | Apparatus and mechanism for processing neural network tasks using a single chip package with multiple identical dies | |
| CN106155806A (en) | A kind of multi-task scheduling method and server | |
| WO2015187635A1 (en) | Extracting system architecture in high level synthesis | |
| CN104166570B (en) | A kind of method, equipment and the system of online updating file | |
| JP5653391B2 (en) | Data polling method and digital instrumentation control system for nuclear power plant using the method | |
| CN105589832B (en) | A kind of microprocessor architecture design of program needed for the self-starting based on network or system | |
| CN105760137B (en) | A kind of application method of configurable microcontroller core | |
| CN105426197A (en) | Hierarchical design method for embedded product | |
| CN105027089B (en) | Core functions detector | |
| CN104331024B (en) | Autocontrol method and the digital control system in open type based on PC | |
| CN114548028B (en) | Method for performing low-power design, electronic device and storage medium | |
| CN102955444B (en) | PLC network extension system | |
| CN105468407A (en) | Method for automatic discovery and sequential running of startup classes | |
| Jóźwiak et al. | Issues and challenges in development of massively-parallel heterogeneous MPSoCs based on adaptable ASIPs | |
| CN102193898A (en) | CPU core unlocking device applied to computer system | |
| JP5907607B2 (en) | Processing arrangement method and program | |
| CN102323903B (en) | SOC (system-on-chip) chip simulation system and method | |
| CN103136162A (en) | ASIC (application specific integrated circuit) on-chip cloud architecture and design method based on same | |
| CN103777546A (en) | Restructurable network measurement and control apparatus and modularized programming method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20190219 Termination date: 20211223 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |