CN105575420A - Static random access memory - Google Patents
Static random access memory Download PDFInfo
- Publication number
- CN105575420A CN105575420A CN201410538416.9A CN201410538416A CN105575420A CN 105575420 A CN105575420 A CN 105575420A CN 201410538416 A CN201410538416 A CN 201410538416A CN 105575420 A CN105575420 A CN 105575420A
- Authority
- CN
- China
- Prior art keywords
- transistor
- storage node
- transistors
- source
- random access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003068 static effect Effects 0.000 title claims abstract description 78
- 230000015654 memory Effects 0.000 claims description 102
- 238000010586 diagram Methods 0.000 description 11
- 238000000034 method Methods 0.000 description 5
- 101100310593 Candida albicans (strain SC5314 / ATCC MYA-2876) SOD4 gene Proteins 0.000 description 3
- MYHXHCUNDDAEOZ-UHFFFAOYSA-N Prostaglandin A&2% Natural products CCCCCC(O)C=CC1C=CC(=O)C1CC=CCCCC(O)=O MYHXHCUNDDAEOZ-UHFFFAOYSA-N 0.000 description 3
- 101100190148 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) PGA2 gene Proteins 0.000 description 3
- PRFXRIUZNKLRHM-UHFFFAOYSA-N l-prostaglandin B2 Natural products CCCCCC(O)C=CC1=C(CC=CCCCC(O)=O)C(=O)CC1 PRFXRIUZNKLRHM-UHFFFAOYSA-N 0.000 description 3
- MYHXHCUNDDAEOZ-FOSBLDSVSA-N prostaglandin A2 Chemical compound CCCCC[C@H](O)\C=C\[C@H]1C=CC(=O)[C@@H]1C\C=C/CCCC(O)=O MYHXHCUNDDAEOZ-FOSBLDSVSA-N 0.000 description 3
- PRFXRIUZNKLRHM-HKVRTXJWSA-N prostaglandin B2 Chemical compound CCCCC[C@H](O)\C=C\C1=C(C\C=C/CCCC(O)=O)C(=O)CC1 PRFXRIUZNKLRHM-HKVRTXJWSA-N 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- YBHMPNRDOVPQIN-UHFFFAOYSA-N (13E,15S)-15-Hydroxy-9-oxo-8(12),13-prostadienoic acid Natural products CCCCCC(O)C=CC1=C(CCCCCCC(O)=O)C(=O)CC1 YBHMPNRDOVPQIN-UHFFFAOYSA-N 0.000 description 1
- BGKHCLZFGPIKKU-UHFFFAOYSA-N (13E,15S)-15-hydroxy-9-oxo-prosta-10,13-dienoic acid Natural products CCCCCC(O)C=CC1C=CC(=O)C1CCCCCCC(O)=O BGKHCLZFGPIKKU-UHFFFAOYSA-N 0.000 description 1
- 102100036465 Autoimmune regulator Human genes 0.000 description 1
- 101000928549 Homo sapiens Autoimmune regulator Proteins 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- BGKHCLZFGPIKKU-LDDQNKHRSA-N prostaglandin A1 Chemical compound CCCCC[C@H](O)\C=C\[C@H]1C=CC(=O)[C@@H]1CCCCCCC(O)=O BGKHCLZFGPIKKU-LDDQNKHRSA-N 0.000 description 1
- YBHMPNRDOVPQIN-VSOYFRJCSA-N prostaglandin B1 Chemical compound CCCCC[C@H](O)\C=C\C1=C(CCCCCCC(O)=O)C(=O)CC1 YBHMPNRDOVPQIN-VSOYFRJCSA-N 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
The invention discloses a static random access memory. The static random access memory comprises a first bit line, a first transistor, N storage units, N second transistors and N first word lines, wherein the first transistor is connected between the first bit line and a power supply or the ground through a source electrode and a drain electrode; each of the N storage units is used for storing the level state, wherein the level state comprises high level and low level, and N is greater than or equal to 1; the N second transistors correspond to the N storage units one to one; each of the N second transistors is connected between the corresponding storage unit and the grid electrode of the first transistor through a source electrode and a drain electrode; the N first word lines correspond to the N second transistors one to one; and each of the N first word lines is connected to the grid electrode of the corresponding second transistor and is used for controlling to read the level state from the corresponding storage unit. According to the static random access memory, the problem of low stability of read reading operation is solved.
Description
Technical Field
The application relates to the field of memories, in particular to a static random access memory.
Background
Static Random Access Memory (SRAM) can achieve fast read/write operations. Fig. 1 is a schematic diagram of a 6T sram according to the prior art, and each memory block of the 6T sram includes 6 transistors, i.e., a transistor PG-1, a transistor PG-2, a transistor PU-1, a transistor PD-1, a transistor PU-2, and a transistor PD-2, as shown in fig. 1. Transistor PU-1, transistor PD-1, transistor PU-2, transistor PD-2, power supply VDD, and ground VSS collectively form a memory cell for storing level states, i.e., a high state and a low state, the memory cell including two storage nodes, storage node Q and storage node QN, respectively, which store a pair of opposite level states. Word line WL is connected to the gates of transistors PG-1 and PG-2 for controlling the reading and writing of level states from and to the memory cells. Transistor PG-1 is coupled between a storage node Q of the memory cell and a bit line BL through a source and a drain, and transistor PG-2 is coupled between a storage node QN of the memory cell and a bit line BLB through a source and a drain.
When the word line WL is at a high level, the transistors PG-1 and PG-2 are simultaneously turned on, the bit line BL can read the level state of the storage node Q, and the bit line BLB can read the level state of the storage node QN, thereby reading data from the memory cell. Similarly, for example, writing a high level "1" to the memory cell, first, the bit line BL is added to a high level, the corresponding bit line BLB is added to a low level, when the word line WL is at a high level, the transistor PG-1 and the transistor PG-2 are simultaneously turned on, and the level states of the bit line BL and the bit line BLB are respectively transmitted to the storage node Q and the storage node QN, so that the storage node Q is at a high level state "1", and the corresponding storage node QN is at a low level state "0", thereby implementing writing data to the memory cell.
The 6T static random access memory can only realize single-port reading/writing, the reading and writing efficiency is low, the voltage of a storage node of the T static random access memory is influenced by reading operation, the static noise tolerance value is small, and the stability of the memory is too low.
Fig. 2 is a schematic diagram of a dual-port sram according to the prior art, and as shown in fig. 2, the dual-port sram is based on the 6T sram shown in fig. 1, and has added transistors PGA2 and PGB2, and bit lines BL2, BL1B and word line WLB, where transistor PGA2 is connected to bit line BL2 through a source or a drain, transistor PGB2 is connected to bit line BL1B through a source or a drain, and transistors PGA2 and PGB2 are connected to word line WLB through gates. The other elements in the figure correspond to those in FIG. 1, respectively, bit line BL1 corresponds to bit line BL, bit line BL2B corresponds to bit line BLB, transistor PGA1 corresponds to transistor PG-1, transistor PGB1 corresponds to transistor PG-2, and word line WLA corresponds to word line WL.
The dual-port static random access memory can realize simultaneous reading/writing from two ports, namely data can be written in from the two ports or data can be read out from the two ports, the reading and writing efficiency is improved, but the reading and writing operations of the two ports of the dual-port static random access memory can affect each other, and the stability of the dual-port static random access memory is lower than that of a traditional 6T static random access memory.
In order to improve the static noise margin and stability of the sram, 8T sram and 10T sram were manufactured, fig. 3 is a schematic diagram of an 8T sram according to the related art, and fig. 4 is a schematic diagram of a 10T sram according to the related art.
As shown in fig. 3, an 8T sram is formed by adding a transistor RPD and a transistor RPG to the 6T sram shown in fig. 1, a bit line RBL is connected to a storage node QN via the transistor RPD and the transistor RPG, a gate of the transistor RPG is connected to a word line RWL for controlling reading of data from the sram, the transistor PG-1 and the transistor PG-2 are connected to a word line WWL for controlling writing of data into the sram, and the rest of the 8T sram is the same as the 6T sram shown in fig. 1. Due to the existence of the transistor RPD and the transistor RPG, the voltage of the read port does not affect the voltage of the storage node QN, so that the stability of the static random access memory is improved, the static noise tolerance value is increased, but the 8T static random access memory can only execute single-port read operation, and the read efficiency is low.
As shown in fig. 4, the 10T sram is improved from the 8T sram by adding two transistors at symmetrical positions of the transistor RPD and the transistor RPG, and the two transistors are connected to the word line RWL and the bit line RBL, and the bit line RBLB corresponds to the bit line RBL in fig. 3. The rest of the 10T SRAM is the same as the 8T SRAM shown in FIG. 3. The 10T static random access memory can realize differential reading, improves the access speed of the memory and has higher stability, but each memory cell of the 10T static random access memory comprises 10 transistors, has larger area and is not beneficial to integrated manufacturing.
In summary, static memories (SRAMs) can achieve fast read/write operations, but Read Static Noise Margin (RSNM) becomes worse and less stable. The read static noise margin of a dual-port (2RW, 2 read-write ports) static memory is worse than that of a conventional 6T static memory, although the dual-port (2RW) static memory has a faster access speed. In order to realize high read static noise tolerance, 8T static memory and 10T static memory are invented, but the access speed and the unit area of the static memory are difficult to meet the requirements.
Aiming at the problem of low stability of data reading operation of the static random access memory in the prior art, an effective solution is not provided at present.
Disclosure of Invention
The embodiment of the application provides a static random access memory, which aims to solve the problem of low stability of data reading operation of the static random access memory.
According to an aspect of an embodiment of the present application, there is provided a static random access memory including: a first bit line; a first transistor connected between the first bit line and a power source or ground through a source and a drain; n memory cells, each of the N memory cells is used for storing a level state, the level state comprises a high level and a low level, and N is greater than or equal to 1; the N second transistors correspond to the N storage units one by one, and each of the N second transistors is connected between the corresponding storage unit and the grid electrode of the first transistor through a source electrode and a drain electrode; and the N first word lines correspond to the N second transistors one by one, and each of the N first word lines is connected to the grid electrode of the corresponding second transistor and used for controlling the level state read out from the corresponding memory cell.
Further, each of the N memory cells includes: a first storage node for storing a level state in phase with a level state of each memory cell; a second storage node for storing a level state inverted from the level state of each memory cell; wherein each of the N second transistors is connected between the first storage node in the corresponding memory cell and the gate of the first transistor through the source and the drain, or each of the N second transistors is connected between the second storage node in the corresponding memory cell and the gate of the first transistor through the source and the drain.
Further, each of the N memory cells includes: a first inverter connected between the first storage node and the second storage node; and a second inverter inversely connected between the first storage node and the second storage node with respect to the first inverter.
Further, each of the N memory cells includes: the first PMOS is connected between a power supply and a first storage node through a source electrode and a drain electrode, and the grid electrode of the first PMOS is connected to a second storage node; a first NMOS connected between the first storage node and ground through a source and a drain, a gate of the first NMOS being connected to the second storage node; a second PMOS connected between a power supply and a second storage node through a source and a drain, a gate of the second PMOS being connected to the first storage node; and a second NMOS connected between the second storage node and ground through a source and a drain, and having a gate connected to the first storage node.
Further, the static random access memory further comprises: a second bit line; n third transistors corresponding to the N memory cells one to one, each of the N third transistors being connected between the corresponding memory cell and the second bit line through a source and a drain; and the N second word lines correspond to the N third transistors one by one, and each of the N second word lines is connected to the grid electrode of the corresponding third transistor and is used for controlling the level state written into the corresponding storage unit.
Further, the static random access memory further comprises: a third bit line; n fourth transistors corresponding to the N memory cells one to one, each of the N fourth transistors being connected between the corresponding memory cell and the third bit line through a source and a drain; and the N third word lines are in one-to-one correspondence with the N fourth transistors, and each of the N third word lines is connected to the grid electrode of the corresponding fourth transistor and used for controlling the level state written into the corresponding storage unit.
Further, the static random access memory further comprises: and the processor is connected with the first bit lines and the N first word lines and used for outputting control signals to any one of the N first word lines and reading the level state of the storage unit corresponding to any one of the N first word lines from the first bit lines, and the control signals are used for controlling the conduction between the source and the drain of the second transistor corresponding to any one of the N first word lines.
Further, the first transistor and the second transistor are NMOS.
According to the static random access memory, the first transistor and the second transistor are controlled through the first word line, so that the level state of the storage unit is kept unchanged when the static random access memory reads data, the purpose of improving the stability of the operation of reading the data of the static random access memory is achieved, and the technical problem of low stability of the operation of reading the data of the static random access memory is solved.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the application and together with the description serve to explain the application and not to limit the application. In the drawings:
FIG. 1 is a schematic diagram of a 6T SRAM according to the prior art;
FIG. 2 is a schematic diagram of a dual port static random access memory according to the prior art;
FIG. 3 is a schematic diagram of an 8T SRAM according to the prior art;
FIG. 4 is a schematic diagram of a 10T SRAM according to the prior art;
FIG. 5 is a schematic diagram of a static random access memory according to an embodiment of the present application; and
FIG. 6 is a schematic diagram of a memory module according to an embodiment of the present application.
Detailed Description
The present application will be described in detail below with reference to the accompanying drawings in conjunction with embodiments. It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict.
In order to make the technical solutions better understood by those skilled in the art, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only partial embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It should be noted that the terms "first," "second," and the like in the description and claims of this application and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the application described herein are capable of operation in sequences other than those illustrated or described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
According to an embodiment of the present application, a static random access memory is provided, and fig. 5 is a schematic diagram of a static random access memory according to an embodiment of the present application.
As shown in fig. 5, the static random access memory includes: a first bit line 20, a first transistor 10, N memory cells, N second transistors and N first word lines.
A first transistor 10 connected between the first bit line 20 and a power source or ground through a source and a drain;
each of the N storage units is used for storing a level state, the level state comprises a high level and a low level, and N is greater than or equal to 1;
n second transistors corresponding to the N memory cells one to one, each of the N second transistors being connected between the corresponding memory cell and the gate of the first transistor 10 through a source and a drain;
and the N first word lines correspond to the N second transistors one by one, and each of the N first word lines is connected to the grid electrode of the corresponding second transistor and used for controlling the level state read out from the corresponding memory cell.
As shown in fig. 5, the random access memory includes N memory blocks, and each memory block 30 of the N memory blocks includes a memory cell 301, a second transistor 302, and a first word line 303. The present embodiment will be described below by taking one memory module 30 of N memory cells as an example.
The source of the first transistor 10 is grounded, the gate of the first transistor 10 is connected to the source of the second transistor 302 via an internal connection IL, the drain of the first transistor 10 is connected to a first bit line 20, the first bit line 20 is used as an output line, and is connected to an external circuit (not shown in the figure), and data stored in the memory is output through the first bit line 20 or data input from the outside is written into the memory. The drain of the second transistor 302 is connected to the memory cell 301, the gate is connected to the first word line 303, the second transistor 302 serves as a read operation transmission channel of the memory, when the first word line 303 is at a high level, the second transistor 302 is turned on, and the data stored in the memory cell 301 is transmitted to the first bit line 20 through the second transistor 302, so that the read operation of the memory data is realized.
In the process of reading data of the static random access memory, when the first word line 303 is at a high level, the second transistor 302 is turned on, the level state of the memory cell 301 can be read from the first bit line 20, and since the gate and the source of the first transistor 10 are in an off state and no current flows through the gate of the first transistor 10, the level state of the memory cell 301 can be kept unchanged by the reading operation performed by the second transistor 302 and the first transistor 10, so that the stability of reading data from the static random access memory is improved, and the problem of low stability of the reading operation of the static random access memory is solved.
Optionally, each of the N memory cells 301 includes: a first storage node 3013 and a second storage node 3014.
The first storage node 3013 is used to store a level state that is in phase with the level state of each of the memory cells 301.
A second storage node 3014 for storing a level state inverted from the level state of each of the memory cells 301; each of the N second transistors 302 is connected between the first storage node 3013 in the corresponding memory cell 301 and the gate of the first transistor 10 via a source and a drain.
As can be seen in fig. 5, the second transistor 302 is connected to the memory cell by a drain connection to the second storage node 3014. The memory cell 301 stores the same level state as the memory cell 301 through the first storage node 3013, and the second storage node 3014 is used to store a level state inverse to the memory cell 301, for example, when the level state stored in the memory cell 301 is "1", the level state stored in the first storage node 3013 is "1", and the level state stored in the second storage node 3014 is "0".
Preferably, for conveniently implementing that the level states of the first storage node 3013 and the second storage node 3014 of the memory cell 301 are opposite level states, each memory cell 301 in the N memory cells includes: a first inverter 3011 and a second inverter 3012.
The first inverter 3011 is connected between the first storage node 3013 and the second storage node 3014.
The second inverter 3012 is connected between the first storage node 3013 and the second storage node 3014 in an inverted manner with respect to the first inverter 3011.
A first terminal of the first inverter 3011 is connected to the first storage node 3013, and a second terminal of the first inverter 3011 is connected to the second storage node 3014. And a first terminal of the second inverter 3012 is connected to the second storage node 3014, and a second terminal of the second inverter 3012 is connected to the first storage node 3013, thereby realizing inverted connection of the first inverter 3011 and the second inverter 3012. The inverter is used to invert the input level state, for example, a level state "1" gets a level state "0" via the inverter. Two opposite level states can be conveniently obtained through the inverter, and the inversion of the level states of the first storage node 3013 and the second storage node 3014 is realized.
The specific structure of the memory module in fig. 5 is shown in fig. 6, and as shown in fig. 6, the memory module includes a memory cell 301. Preferably, in order to reduce the power consumption of the sram, each memory cell 301 of the N memory cells includes: a first PMOS transistor PU-1, a first NMOS transistor PD-1, a second PMOS transistor PU-2 and a second NMOS transistor PD-2.
The first PMOS transistor PU-1 is connected between a power supply VDD and a first storage node Q through a source and a drain, and a gate of the first PMOS transistor PU-1 is connected to a second storage node QN.
The first NMOS transistor PD-1 is connected between the first storage node Q and the ground VSS through a source and a drain, and a gate of the first NMOS transistor PD-1 is connected to the second storage node QN.
A second PMOS transistor PU-2 connected between a power supply VDD and the second storage node QN through a source and a drain, a gate of the second PMOS transistor PU-2 being connected to the first storage node Q;
a second NMOS transistor PD-2 connected between the second storage node QN and ground VSS through a source and a drain, and a gate of the second NMOS transistor PD-2 is connected to the first storage node Q.
As shown in fig. 6, the memory unit 301 includes: a first PMOS transistor PU-1, a first NMOS transistor PD-1, a second PMOS transistor PU-2, a second NMOS transistor PD-2, a power supply VDD and a ground VSS. The gates of the first PMOS transistor PU-1 and the first NMOS transistor PD-1 are commonly connected to the second storage node QN, the drain of the first PMOS transistor PU-1 is connected to the power supply VDD, the source of the first PMOS transistor PU-1 is connected to the first storage node Q, the drain of the first NMOS transistor PD-1 is connected to the first storage node Q, and the source of the first NMOS transistor PD-1 is connected to the ground VSS. Similarly, the gates of the second PMOS transistor PU-2 and the second NMOS transistor PD-2 are connected to the first storage node Q, the drain of the second PMOS transistor PU-2 is connected to the power supply VDD, the source of the second PMOS transistor PU-2 and the drain of the second NMOS transistor PD-2 are connected to the second storage node QN, and the source of the second NMOS transistor PD-2 is connected to the ground VSS.
A CMOS inverter is formed by interconnecting the first PMOS transistor PU-1, the first NMOS transistor PD-1, the power supply VDD and the ground VSS, so that the level state of the first storage node Q is inverted to obtain the level state of the second storage node QN. Similarly, the second PMOS transistor PU-2, the second NMOS transistor PD-2, the power source VDD, and the ground VSS are connected to each other to form a CMOS inverter, so that the level state of the second storage node QN is inverted to obtain the level state of the first storage node Q. The CMOS phase inverter has low static power consumption and strong anti-interference capability, and the power consumption and the anti-interference capability of the whole static random access memory can be reduced by adopting the CMOS phase inverter as the storage unit.
Preferably, in order to further improve the efficiency of the data writing operation into the static random access memory, the static random access memory further comprises: a second bit line 308, N third transistors, and N second word lines.
N third transistors corresponding to the N memory cells one to one, each of the N third transistors being connected between the corresponding memory cell and the second bit line 308 through a source and a drain;
and the N second word lines correspond to the N third transistors one by one, and each of the N second word lines is connected to the gate of the corresponding third transistor 304 and is used for controlling the level state to be written into the corresponding memory cell.
As shown in fig. 5, the gate of the third transistor 304 is connected to the second word line 306, the third transistor 304 is connected to the second bit line 308 through the source, and the drain of the third transistor 304 is connected to the first storage node 3013. The second word line 306 is used to control writing data to the memory cell 301. When the second word line 306 is at a high level, the third transistor 304 is turned on to form a transmission path, and a level state can be written into the memory cell 301 through the second bit line 308. By adding a path formed by the third transistor 306 and the second bit line 308 as a write port in the static random access memory, data is written into the static random access memory through the write port, and the efficiency of writing data into the static random access memory is improved.
Preferably, in order to further increase the speed of writing data into the static random access memory, the static random access memory further comprises: a third bitline 309, N fourth transistors, and N third wordlines.
N fourth transistors corresponding to the N memory cells one to one, each of the N fourth transistors being connected between the corresponding memory cell and the third bit line 309 through a source and a drain;
and the N third word lines are in one-to-one correspondence with the N fourth transistors, and each of the N third word lines is connected to the gate of the corresponding fourth transistor and is used for controlling the level state read out from the corresponding memory cell 301 and/or controlling the level state written into the corresponding memory cell.
The gate of the fourth transistor 305 is connected to the third word line 307, the drain of the fourth transistor 305 is connected to the second storage node 3014, and the source of the fourth transistor 305 is connected to the third bit line 309. The third word line 307 controls reading of a level state from the memory cell 301 and/or writing of a level state to the memory cell 301 by controlling on and off of the fourth transistor 305. When the third word line 307 is at a high level, the fourth transistor 305 is turned on to form a data path through which data can be written into the memory cell 301, so that a memory write port is added, that is, the fourth transistor 305 and the third bit line 309 are used as write ports through which data can be written into the sram, thereby increasing the data writing rate into the sram.
Optionally, the static random access memory further comprises: and a processor connected to the first bit line 20 and the N first word lines, for outputting a control signal to any one of the N first word lines, and reading a level state of a memory cell corresponding to any one of the N first word lines from the first bit line 20, the control signal being used to control conduction between a source and a drain of the second transistor corresponding to any one of the N first word lines.
Preferably, the first transistor 10 and the second transistor 302 are NMOS.
The power consumption of the CMOS transistor is lower than that of the TTL transistor, and the CMOS transistor has stronger interference resistance. The CMOS transistor comprises an NMOS transistor and a PMOS transistor, wherein the NMOS transistor is conducted only when the voltage difference between the grid electrode and the source electrode is larger than a certain value, and is suitable for the condition that the source electrode is grounded, and the PMOS transistor is conducted only when the voltage difference between the grid electrode and the source electrode is smaller than a certain value, and is suitable for the source electrode to be connected with a power supply. In addition, the on-resistance of the NMOS transistor is smaller than that of the PMOS transistor, so that the on-loss of the NMOS transistor is correspondingly lower than that of the PMOS transistor, and the loss of the static random access memory can be reduced by adopting the NMOS transistor.
This application provides a preferred embodiment to further explain this application, but it should be noted that this preferred embodiment is only for better describing this application and should not be construed as unduly limiting this application.
From the above description, it can be seen that the following technical effects are achieved by the present application:
1) by connecting the grid electrode of the first transistor to the source electrode of the second transistor through the internal connection ILB, the voltage of the second storage node of the storage unit can be kept unchanged when data is read from the static random access memory, the stability of reading the data from the static random access memory is improved, and the problem of low stability of reading the data from the static random access memory is solved.
2) The static random access memory can realize the simultaneous data writing of 2 ports, firstly, the third transistor 304 is controlled by the second word line 306 to realize the data writing into the static random access memory, secondly, the fourth transistor 305 is controlled by the third word line 307 to realize the data writing into the static random access memory, and the two ports can simultaneously write data into the random access memory, so that the data writing efficiency of the static random access memory is improved. The static random access memory has 1 read data port, and the static random access memory controls the second transistor 302 and the first transistor 10 through the first bit line 20 to read data from the memory. In addition, the static random access memory has the advantages of small number of transistors, small size and the same stability as the 8T static random access memory in the prior art.
3) The transistor of the static random access memory is composed of MOS transistors, so that the power consumption is low, and the power consumption of the static random access memory is reduced.
The above description is only a preferred embodiment of the present application and is not intended to limit the present application, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, improvement and the like made within the spirit and principle of the present application shall be included in the protection scope of the present application.
Claims (8)
1. A static random access memory, comprising:
a first bit line;
a first transistor connected between the first bit line and a power source or ground through a source and a drain;
n memory cells, each of the N memory cells is used for storing a level state, the level state comprises a high level and a low level, and N is larger than or equal to 1;
n second transistors corresponding to the N memory cells one to one, each of the N second transistors being connected between the corresponding memory cell and a gate of the first transistor through a source and a drain;
and the N first word lines correspond to the N second transistors one to one, and each of the N first word lines is connected to the grid electrode of the corresponding second transistor and is used for controlling the level state read out from the corresponding memory cell.
2. The SRAM of claim 1 wherein each of the N memory cells comprises:
a first storage node for storing a level state in phase with a level state of each of the memory cells;
a second storage node for storing a level state inverted from the level state of each of the memory cells; wherein,
each of the N second transistors is connected between the first storage node in the corresponding memory cell and the gate of the first transistor through a source and a drain, or each of the N second transistors is connected between the second storage node in the corresponding memory cell and the gate of the first transistor through a source and a drain.
3. The SRAM of claim 2 wherein each of the N memory cells comprises:
a first inverter connected between the first storage node and the second storage node;
a second inverter connected between the first storage node and the second storage node in an inverted manner with respect to the first inverter.
4. The SRAM of claim 2 wherein each of the N memory cells comprises:
a first PMOS connected between a power supply and the first storage node through a source and a drain, a gate of the first PMOS being connected to the second storage node;
a first NMOS connected between the first storage node and ground through a source and a drain, a gate of the first NMOS being connected to the second storage node;
a second PMOS connected between a power supply and the second storage node through a source and a drain, a gate of the second PMOS being connected to the first storage node;
and the second NMOS is connected between the second storage node and the ground through a source electrode and a drain electrode, and the grid electrode of the second NMOS is connected to the first storage node.
5. The static random access memory of claim 1, further comprising:
a second bit line;
n third transistors corresponding to the N memory cells one to one, each of the N third transistors being connected between the corresponding memory cell and the second bit line through a source and a drain;
and the N second word lines correspond to the N third transistors one by one, and each of the N second word lines is connected to the grid electrode of the corresponding third transistor and is used for controlling the level state written into the corresponding storage unit.
6. The static random access memory according to any of claims 1 to 5, further comprising:
a third bit line;
n fourth transistors corresponding to the N memory cells one to one, each of the N fourth transistors being connected between the corresponding memory cell and the third bit line through a source and a drain;
and the N third word lines are in one-to-one correspondence with the N fourth transistors, and each of the N third word lines is connected to the grid electrode of the corresponding fourth transistor and used for controlling the level state to be written into the corresponding storage unit.
7. The static random access memory according to any of claims 1 to 5, further comprising:
and the processor is connected with the first bit line and the N first word lines and is used for outputting a control signal to any one first word line in the N first word lines and reading the level state of the storage unit corresponding to the any one first word line from the first bit line, wherein the control signal is used for controlling the conduction between the source and the drain of the second transistor corresponding to the any one first word line.
8. The static random access memory according to any of claims 1 to 5, wherein the first transistor and the second transistor are NMOS.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410538416.9A CN105575420B (en) | 2014-10-13 | 2014-10-13 | Static RAM |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410538416.9A CN105575420B (en) | 2014-10-13 | 2014-10-13 | Static RAM |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105575420A true CN105575420A (en) | 2016-05-11 |
| CN105575420B CN105575420B (en) | 2018-08-03 |
Family
ID=55885468
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410538416.9A Active CN105575420B (en) | 2014-10-13 | 2014-10-13 | Static RAM |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105575420B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106067317A (en) * | 2016-07-25 | 2016-11-02 | 西安紫光国芯半导体有限公司 | A kind of two-port static random access memory cell |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102047339A (en) * | 2008-06-19 | 2011-05-04 | 德克萨斯仪器股份有限公司 | Memory cell employing reduced voltage |
| CN103544986A (en) * | 2013-10-09 | 2014-01-29 | 上海交通大学 | Design method of low-power-consumption 8-pipe SRAM (static random access memory) chip based on electric charge recycle and bit line classification |
| CN103915112A (en) * | 2013-01-02 | 2014-07-09 | 台湾积体电路制造股份有限公司 | Dual-Port SRAM Connection Structure |
-
2014
- 2014-10-13 CN CN201410538416.9A patent/CN105575420B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102047339A (en) * | 2008-06-19 | 2011-05-04 | 德克萨斯仪器股份有限公司 | Memory cell employing reduced voltage |
| CN103915112A (en) * | 2013-01-02 | 2014-07-09 | 台湾积体电路制造股份有限公司 | Dual-Port SRAM Connection Structure |
| CN103544986A (en) * | 2013-10-09 | 2014-01-29 | 上海交通大学 | Design method of low-power-consumption 8-pipe SRAM (static random access memory) chip based on electric charge recycle and bit line classification |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106067317A (en) * | 2016-07-25 | 2016-11-02 | 西安紫光国芯半导体有限公司 | A kind of two-port static random access memory cell |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105575420B (en) | 2018-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7660149B2 (en) | SRAM cell with separate read and write ports | |
| US9142285B2 (en) | Multi-port SRAM with shared write bit-line architecture and selective read path for low power operation | |
| CN101923893B (en) | Static random access memory array | |
| US8111542B2 (en) | 8T low leakage SRAM cell | |
| JP5675105B2 (en) | 2-port SRAM with improved write operation | |
| US8451652B2 (en) | Write assist static random access memory cell | |
| US20090323401A1 (en) | 8t low leakage sram cell | |
| US8837207B1 (en) | Static memory and memory cell thereof | |
| US7808812B2 (en) | Robust 8T SRAM cell | |
| CN101677016B (en) | Dual-port static random access memory unit | |
| CN103077741B (en) | The storage unit circuit of a kind of SRAM of low voltage operating | |
| CN105489241B (en) | Static RAM | |
| US9001571B1 (en) | 6T static random access memory cell, array and memory thereof | |
| CN105575421B (en) | Static RAM | |
| US8913456B2 (en) | SRAM with improved write operation | |
| CN112687308A (en) | Low-power consumption static random access memory unit and memory | |
| CN109119112B (en) | Storage unit circuit for improving read-write stability and storage device | |
| CN105575420B (en) | Static RAM | |
| CN101840728B (en) | Dual-end static random access memory (SRMA) unit | |
| US10867665B1 (en) | Reset before write architecture and method | |
| CN114093400B (en) | Low-leakage single-bit memory computing unit and device | |
| CN102117653A (en) | Static random-access memory | |
| CN105448328B (en) | A kind of SRAM memory cell, SRAM memory and its control method | |
| Pal et al. | A single ended write double ended read decoupled 8-T SRAM cell with improved read stability and writability | |
| Golman et al. | Configurable multi-port dynamic bitcell with internal refresh mechanism |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |