CN105550445A - Encoding/decoding chip based virtual verification method - Google Patents
Encoding/decoding chip based virtual verification method Download PDFInfo
- Publication number
- CN105550445A CN105550445A CN201510931048.9A CN201510931048A CN105550445A CN 105550445 A CN105550445 A CN 105550445A CN 201510931048 A CN201510931048 A CN 201510931048A CN 105550445 A CN105550445 A CN 105550445A
- Authority
- CN
- China
- Prior art keywords
- model
- chip
- video
- verification
- checking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
Abstract
The invention relates to an encoding/decoding chip based virtual verification method. The method comprises the steps of at first, completing the development of a functional model of each module meeting protocol requirements, functional requirements and performance requirements by adopting a hardware logic function development means; and then, completing the verification of each module meeting the protocol requirements, the functional requirements and the performance requirements by adopting a grading verification means. The method can timely and accurately discover errors and defects in a chip design process, provide comprehensive, quick and accurate verification for design, modification and optimization of an encoding/decoding chip, ensure the correctness of chip function and performance, lower the risk of chip tape-out failure, and solve the problem of low coverage rate of audio and video decoding chip verification.
Description
Technical field
The invention belongs to integrated circuit (IC) design technology, relate to a kind of virtual verification method based on codec chip.
Background technology
Audio/video information has the features such as directly perceived, efficient, the fields such as the network media, Digital Television, satellite transmission are widely used at present, but audio/video information data volume is huge, before being transmitted often use special algorithm compress, then at receiving end to decoding data.
The H.264/AVC decoding chip that the present invention relates to is a SOC (system on a chip) being integrated with the resource such as flush bonding processor, host pci interface, H.264/AVC video decode core, MPEG-2/4AAC audio decoder core, DDR2 memory interface, dma controller, ethernet terminal, IDE record interface, be a intellectuality, universalization, miniaturization the video and audio process chip meeting real-time high-definition decoding function.Chip functions module is numerous, in large scale, application scenarios is complicated, brings very large challenge to checking work.
Summary of the invention
The object of the invention is to provide a kind of virtual verification system design based on codec chip that can realize each functions of modules of chip, interface sequence, systemic-function and performance verification, in order to find and to solve the mistake and defect that occur in codec chip design, verify from subjective aspect and objective aspects respectively, have accurate positioning, debugging flexibly, intuitive display and the complete feature of checking coverage rate.
Technical scheme of the present invention is:
Based on a virtual verification method for codec chip, comprise the following steps:
Step 1: exploitation validation test model
1.1) simulation validation tool constructing system verification platform is used, exploitation chip functions model; Described simulation validation tool comprises NCsim and/or QuestaSim, and described chip functions model comprises GPIO model, UART model, VIC model, ETH model, ASRAM model, SSRAM model, IDE model, I2C model, DDR2 model, PCI model, VOC model, I2S model and STREAM model;
1.2) exploitation has the C language model of chip video codec functions;
Step 2: each functions of modules checking
2.1) simulate the working environment of codec chip reality, each functional mode described is verified;
2.2) observe, monitor and preserve the circuit state of C language model all subelements when codec chip works, judge that whether codec chip each subelement function is correct, if function is incorrect, C language model is modified circuit, interpolation or repair functional verification item, repeat this step, if functional verification result is correct, then proceed to step 3;
Step 3: audio/video flow input validation
3.1) in coding/decoding system, input audio frequency and video checking source, export and preserve;
3.2) in C language model, input audio frequency and video checking source, export and preserve;
3.3) output of coding/decoding system and C language model is compared, when result is inconsistent, provides actual value and expectation value respectively, return step 1;
Described audio frequency and video checking source comprises multiple typical case and meets the compressed video source of H.264/AVC standard, MainProfile, meets the compressed audio source of all compression algorithms of MPEG-2/4;
Step 4: carry out format conversion Correctness checking to the video data after chip encoding and decoding, when format conversion is incorrect, returns step 1; Format conversion is correct, terminates checking; Described format conversion correctness refers to that the video data that chip exports meets the general computer standard of industry or television system form.
Above-mentioned steps 4 also can comprise: the decoded video data of eye-observation chip, from the correctness of the angle subjective judgement video decode of vision.
Beneficial effect of the present invention:
1, the present invention can find mistake and the defect of chip design process in time, accurately, for codec chip change in design, optimize and provide and verify comprehensively, fast and accurately, ensure the correctness of chip functions, performance, reduce the risk of chip flow failure.
2, the present invention adopts hardware logic functional development means, completes that protocol compliant requires, each functions of modules model development of functional requirement and performance requirement.
3, the present invention adopts the means of point level verification, completes that each module protocol compliant requires, the checking of each module of functional requirement and performance requirement, solves the problem that audio/video decoding chip checking coverage rate is low.
4, the present invention adopts and meets standard, polytype audio-video source as the input of system verification, and by result comparison, completes the judgement whether encoding and decoding audio and video data is correct; If necessary, adopt eye-observation, people's ear to listen and carry out subjective judgement to audio frequency and video result, the technical matters of location of mistake difficulty, for decoding chip change in design, optimize to provide and verify comprehensively, fast and accurately.
Accompanying drawing explanation
Fig. 1 is the system schematic used based on the virtual verification method of codec chip;
Fig. 2 is the virtual verification method process flow diagram that the present invention is based on codec chip.
Embodiment
The present invention is directed to the systemic-function virtual verification method (the HD video encoding and decoding meeting MainProfile realizing defining in H.264/AVC standard, MPEG-2/4AAC audio coding decoding) of codec chip, comprise the following steps:
Step 1: conclude exploitation validation test model and use-case
Use simulation validation tool (NCsim, QuestaSim) constructing system verification platform, exploitation chip functions model (comprising GPIO model, UART model, VIC model, ETH model, ASRAM model, SSRAM model, IDE model, I2C model, DDR2 model, PCI model, VOC model, I2S model and STREAM model);
Develop compressed video source that multiple typical case meets H.264/AVC standard MainProfile, meet MPEG-2/4 compressed audio source as checking excitation, checking excitation covers all compression algorithms of H.264/AVC standard MainProfile and MPEG-2/4;
The C language model of exploitation chip video codec functions.
Step 2: each functions of modules checking
The working environment of simulation codec chip reality, launches the checking work for each functional module to above-mentioned use-case; Specifically comprise:
Observation, monitor and preserve codec chip work time all subelements circuit state, judge that whether codec chip each subelement function is correct, if function is incorrect, according to functional verification results modification circuit, add or repair functional verification item and return step 1, if functional verification result is correct, then proceed to step 3;
Step 3: audio/video flow input validation
For the audio frequency and video checking excitation of exploitation in codec chip input step 1, export and preserve; Then the audio frequency and video checking source of exploitation in input step 1 in C language model, exports and preserves; If the result of C language model is incorrect, then return the C language model that step 1 adjusts chip video codec functions;
Finally the output of codec chip and C language model is compared, when result is inconsistent, provides actual value and expectation value respectively, return step 1; Result is consistent, then carry out step 4;
Step 4: carry out format conversion Correctness checking to the video data after chip encoding and decoding, guarantees that the video data that chip exports meets the general computer standard of industry or television system form, if format conversion is incorrect, returns step 1.
If desired, step 4 also can adopt the decoded video data of eye-observation chip, from the correctness of the angle subjective judgement video decode of vision.
Claims (2)
1. based on a virtual verification method for codec chip, it is characterized in that: comprise the following steps:
Step 1: exploitation validation test model
1.1) simulation validation tool constructing system verification platform is used, exploitation chip functions model; Described simulation validation tool comprises NCsim and/or QuestaSim, and described chip functions model comprises GPIO model, UART model, VIC model, ETH model, ASRAM model, SSRAM model, IDE model, I2C model, DDR2 model, PCI model, VOC model, I2S model and STREAM model;
1.2) exploitation has the C language model of chip video codec functions;
Step 2: each functions of modules checking
2.1) simulate the working environment of codec chip reality, each functional mode described is verified;
2.2) observe, monitor and preserve the circuit state of C language model all subelements when codec chip works, judge that whether codec chip each subelement function is correct, if function is incorrect, C language model is modified circuit, interpolation or repair functional verification item, repeat this step, if functional verification result is correct, then proceed to step 3;
Step 3: audio/video flow input validation
3.1) in coding/decoding system, input audio frequency and video checking source, export and preserve;
3.2) in C language model, input audio frequency and video checking source, export and preserve;
3.3) output of coding/decoding system and C language model is compared, when result is inconsistent, provides actual value and expectation value respectively, return step 1;
Described audio frequency and video checking source comprises multiple typical case and meets the compressed video source of H.264/AVC standard, MainProfile, meets the compressed audio source of all compression algorithms of MPEG-2/4;
Step 4: carry out format conversion Correctness checking to the video data after chip encoding and decoding, described format conversion correctness refers to that the video data that chip exports meets the general computer standard of industry or television system form.
2. according to claim 1 based on the virtual verification method of codec chip, it is characterized in that: step 4 also comprises: the decoded video data of eye-observation chip, from the correctness of the angle subjective judgement video decode of vision.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510931048.9A CN105550445B (en) | 2015-12-12 | 2015-12-12 | A kind of virtual verification method based on codec chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510931048.9A CN105550445B (en) | 2015-12-12 | 2015-12-12 | A kind of virtual verification method based on codec chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105550445A true CN105550445A (en) | 2016-05-04 |
| CN105550445B CN105550445B (en) | 2018-08-21 |
Family
ID=55829634
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510931048.9A Active CN105550445B (en) | 2015-12-12 | 2015-12-12 | A kind of virtual verification method based on codec chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105550445B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113766216A (en) * | 2021-09-08 | 2021-12-07 | 北京爱芯科技有限公司 | Verification method and verification system for video module |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101064629A (en) * | 2006-04-26 | 2007-10-31 | 英业达股份有限公司 | System for realizing virtual remote equipment and its method |
| CN101499937A (en) * | 2009-03-16 | 2009-08-05 | 盛科网络（苏州）有限公司 | Software and hardware collaborative simulation verification system and method based on FPGA |
| US20100201400A1 (en) * | 2008-12-30 | 2010-08-12 | Stmicroelectronics S.R.L. | Method for implementing functional changes into a design layout of an integrated device, in particular a system-on-chip, by means of mask programmable filling cells |
| CN103530166A (en) * | 2013-09-26 | 2014-01-22 | 中国航天科工集团第三研究院第八三五七研究所 | Verification platform and verification method for multi-channel chip based on virtual RAM |
| CN103763214A (en) * | 2014-01-10 | 2014-04-30 | 迈普通信技术股份有限公司 | Chip array compression verification method |
| CN104717052A (en) * | 2014-12-09 | 2015-06-17 | 中国航空工业集团公司第六三一研究所 | Virtual verification system and method based on AFDX network switch chip |
-
2015
- 2015-12-12 CN CN201510931048.9A patent/CN105550445B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101064629A (en) * | 2006-04-26 | 2007-10-31 | 英业达股份有限公司 | System for realizing virtual remote equipment and its method |
| US20100201400A1 (en) * | 2008-12-30 | 2010-08-12 | Stmicroelectronics S.R.L. | Method for implementing functional changes into a design layout of an integrated device, in particular a system-on-chip, by means of mask programmable filling cells |
| CN101499937A (en) * | 2009-03-16 | 2009-08-05 | 盛科网络（苏州）有限公司 | Software and hardware collaborative simulation verification system and method based on FPGA |
| CN103530166A (en) * | 2013-09-26 | 2014-01-22 | 中国航天科工集团第三研究院第八三五七研究所 | Verification platform and verification method for multi-channel chip based on virtual RAM |
| CN103763214A (en) * | 2014-01-10 | 2014-04-30 | 迈普通信技术股份有限公司 | Chip array compression verification method |
| CN104717052A (en) * | 2014-12-09 | 2015-06-17 | 中国航空工业集团公司第六三一研究所 | Virtual verification system and method based on AFDX network switch chip |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113766216A (en) * | 2021-09-08 | 2021-12-07 | 北京爱芯科技有限公司 | Verification method and verification system for video module |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105550445B (en) | 2018-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103299366B (en) | Devices for encoding and detecting a watermarked signal | |
| US9135130B2 (en) | Debugging method, chip, board, and system | |
| CN102176213B (en) | FPGA (Field Programmable Gate Array)-based AVS (Audio Video Standard) decoding chip verification platform device and method | |
| CN103260021B (en) | A kind of video encoding/decoding method and device | |
| US9471412B2 (en) | Encoding diagnostic data in an error message for a computer program | |
| CN107404418B (en) | Internet product testing method, device, equipment and storage medium | |
| US9002694B2 (en) | Verification of design derived from power intent | |
| US20130159588A1 (en) | Computing device and method for testing sol function of a motherboard of the computing device | |
| CN105516712A (en) | Audio and video decoding chip test platform and method | |
| CN104768025A (en) | Method and device for repairing bad frames in video | |
| US20160063964A1 (en) | Streaming video data in the graphics domain | |
| CN105550445A (en) | Encoding/decoding chip based virtual verification method | |
| CN104462626A (en) | RFIF verification platform based on VMM verification methodology and implementation method | |
| CN105183678A (en) | Communication method and apparatus of terminal interface | |
| US9948927B2 (en) | Using an optical interface between a device under test and a test apparatus | |
| CN110569230A (en) | Method, system and equipment for interconversion between database design model and design document | |
| US20160149765A1 (en) | System and method for extracting protocol information from a simulation environment to analyze system behavior | |
| CN111859630B (en) | Image compression simulation verification method, device, equipment and readable storage medium | |
| CN111277818B (en) | Multimedia format test method, device, system, terminal and storage medium | |
| WO2016086640A1 (en) | Tour inspection report generation method and apparatus | |
| CN113485697A (en) | Model construction operation service method and system under artificial intelligence framework | |
| CN105554375A (en) | Method and device of video preview in digital video recorder | |
| US9997132B2 (en) | Data transmission method, data transmission system and portable display device of transmitting compressed data | |
| CN104166618A (en) | Hardware implementation method and system for algorithm | |
| CN101771895B (en) | Decoding test method and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |