CN105446034A - Double-scanning-line pixel array structure, display panel, display device and drive method thereof - Google Patents
Double-scanning-line pixel array structure, display panel, display device and drive method thereof Download PDFInfo
- Publication number
- CN105446034A CN105446034A CN201510884245.XA CN201510884245A CN105446034A CN 105446034 A CN105446034 A CN 105446034A CN 201510884245 A CN201510884245 A CN 201510884245A CN 105446034 A CN105446034 A CN 105446034A
- Authority
- CN
- China
- Prior art keywords
- pixel electrode
- data
- line
- group
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
Abstract
A double-scanning-line pixel array structure comprises a plurality of scanning lines, a plurality of data lines and a plurality of sub-pixel electrodes. The scanning lines and the data lines are arranged in a crossed mode. The sub-pixel electrodes are arranged in an array. Two scanning lines are arranged between every two adjacent rows of sub-pixel electrodes, one scanning line is arranged on the first row of sub-pixel electrodes, and one scanning line is arranged under the last row of sub-pixel electrodes. One row of sub-pixel electrodes is arranged between every two adjacent data lines. Every four data lines in the data lines form a group, the first data line and the third data line in each group are connected end to end to form a data bus, the second data line and the fourth data line in each group are connected end to end to form another data bus, and the data lines are connected with a source electrode drive chip through the data buses. The invention further provides a display panel provided with the double-scanning-line pixel array structure, a display device and a drive method.
Description
Technical field
The present invention relates to display technique field, particularly relate to a kind of dual scanning line pixel array structure and there is the display panel of this dual scanning line pixel array structure and display device and driving method.
Background technology
Along with the development of display technique, liquid crystal display (LiquidCrystalDisplay, LCD) is because of advantage more and more welcomed by the peoples such as it is light, Low emissivity.
Along with the development of large scale display panel, in the pel array of array base palte, one is had to be called as half source drive (halfsourcedriving, HSD) framework.In the pel array of HSD framework, two row pixel electrodes are shared data lines, and the number of data line can be made to reduce by half.For display panel, driving chip comprises grid drive chip (gatedriver) and source driving chip (sourcedriver) is all absolutely necessary, source driving chip due to the structural rate grid drive chip of its complexity more expensive, and HSD framework reduces by half owing to can make data line number, the cost of source driving chip therefore can be reduced.
Although adopt the display panel of HSD framework that the driving port number of source driving chip can be allowed to reduce by half, but because the pixel electrode in same a line pixel electrode connects from sweep traces different up and down respectively, therefore the sweep trace doubles in HSD framework, therefore the pel array of HSD framework is also called dual scanning line pixel array.
Fig. 1 is existing a kind of equivalent circuit diagram with dual scanning line pixel array structure, please refer to the drawing 1, this dual scanning line pixel array structure comprises multi-strip scanning line 11, a plurality of data lines 12, multiple TFT13 and multiple pixel electrode 14, and each pixel electrode 14 is connected with data line 12 with corresponding sweep trace 11 by TFT13.Article two, two pixel electrodes 14 between adjacent data line 12, that be positioned at same a line to be connected on same data line 12 and to be connected with upper and lower two sweep traces 11 respectively.Particularly, for first pixel electrode 14a and second pixel electrode 14b in scheming, these two pixel electrodes 14a, 14b are between two adjacent data lines D1, D2 and be positioned at same a line (the first row), these two pixel electrodes 14a, 14b are connected on same data line D2, and these two pixel electrodes 14b, 14a are connected with upper and lower two sweep traces G1, G2 respectively.
In above-mentioned dual scanning line pixel array structure, between two adjacent data lines 12 and two pixel electrodes 14 being positioned at same a line form a pixel electrode group, these pixel electrode groups form Z reversion (Zinversion) arrangement, namely every bar data line 12 by TFT13 be positioned at this data line 12 not the pixel electrode group of homonymy form zigzag and be alternately connected, and the pixel electrode group be connected with same data line 12 has identical polarity (electrode line or negative polarity).Therefore above-mentioned dual scanning line pixel array structure is when driving, when the reversing of data line 12, the polarity being positioned at two pixel electrodes 14 of a pixel electrode group will change simultaneously, 2 reversions (2dotinversion) of polarity can only be realized and single-point (1dotinversion) reversion can not be realized, reducing display image quality.
Fig. 2 is the floor map of the picture element array structure of part in Fig. 1, please join Fig. 1 and Fig. 2 simultaneously, in above-mentioned dual scanning line pixel array structure, due between two adjacent data lines 12, two pixel electrodes 14 being positioned at same a line are connected on same data line 12, make data line 12 need to be connected with the source electrode 131 of corresponding TFT13 by the source connection lines 121 of longer a section.The existence of source connection lines 121, increases the resistance capacitance load (RCloading) of data line 12, and this source connection lines 121 is made up of light tight metal and is had certain live width simultaneously, therefore also reduces the aperture opening ratio of pixel.
Summary of the invention
The object of the present invention is to provide a kind of dual scanning line pixel array structure and there is the display panel of this dual scanning line pixel array structure and display device and driving method, can not realize single-point reversion to solve existing dual scanning line pixel array structure, and the resistance capacitance load of data line is comparatively large and the problem of the aperture opening ratio of reduction pixel.
The first embodiment of the present invention provides a kind of dual scanning line pixel array structure, comprise multi-strip scanning line, a plurality of data lines and multiple pixel electrode, this multi-strip scanning line and this plurality of data lines are arranged in a crossed manner, and the plurality of pixel electrode is array distribution, wherein:
Be provided with two sweep traces between every adjacent rows pixel electrode, the top of the first row pixel electrode and the below of last column pixel electrode are respectively provided with a sweep trace;
Often be provided with a row pixel electrode between adjacent two data lines, in all data lines, every four data lines are one group, Article 1 data line often in group and Article 3 data line are connected to form a data bus whole story, and the Article 2 data line often in group and Article 4 data line are connected to form another data bus the whole story;
Be arranged in the pixel electrode of odd-numbered line, every four pixel electrodes are one group, first pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to above this row pixel electrode, and second pixel electrode often in group is connected with the 3rd pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of even number line, every four pixel electrodes are one group, first pixel electrode often in group is connected with second pixel electrode the sweep trace be close proximity to above this row pixel electrode, and the 3rd pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of odd-numbered line, each pixel electrode connects the data line be close proximity on the left of this pixel electrode; And
Be arranged in the pixel electrode of even number line, each pixel electrode connects the data line be close proximity on the right side of this pixel electrode.
The second embodiment of the present invention provides a kind of dual scanning line pixel array structure, comprise multi-strip scanning line, a plurality of data lines and multiple pixel electrode, this multi-strip scanning line and this plurality of data lines are arranged in a crossed manner, and the plurality of pixel electrode is array distribution, wherein:
Be provided with two sweep traces between every adjacent rows pixel electrode, the top of the first row pixel electrode and the below of last column pixel electrode are respectively provided with a sweep trace;
Often be provided with a row pixel electrode between adjacent two data lines, in all data lines, every four data lines are one group, Article 1 data line often in group and Article 3 data line are connected to form a data bus whole story, and the Article 2 data line often in group and Article 4 data line are connected to form another data bus the whole story;
Be arranged in the pixel electrode of odd-numbered line, every four pixel electrodes are one group, first pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to above this row pixel electrode, and second pixel electrode often in group is connected with the 3rd pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of even number line, every four pixel electrodes are one group, first pixel electrode often in group is connected with second pixel electrode the sweep trace be close proximity to above this row pixel electrode, and the 3rd pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of odd-numbered line, each pixel electrode connects the data line be close proximity on the right side of this pixel electrode; And
Be arranged in the pixel electrode of even number line, each pixel electrode connects the data line be close proximity on the left of this pixel electrode.
Further, this dual scanning line pixel array structure also comprises multiple TFT, and each pixel electrode is connected with data line with corresponding sweep trace by a TFT.
Further, the grid of each TFT is connected with corresponding sweep trace, and the source electrode of each TFT is connected with corresponding data line, and the drain electrode of each TFT is connected with corresponding pixel electrode.
Further, this dual scanning line pixel array structure also comprises public electrode, the first insulation course and the second insulation course, this first insulation course is formed in the source electrode of each TFT with in drain electrode, this public electrode is formed on this first insulation course, this second insulation course is formed on this public electrode, the plurality of pixel electrode is arranged on this second insulation course, drain locations in each TFT of correspondence on this first insulation course and this second insulation course is provided with through hole, and the drain electrode of each TFT is connected with corresponding pixel electrode by this through hole.
The present invention also provides a kind of display panel, comprises above-mentioned dual scanning line pixel array structure.
The present invention also provides a kind of display device, comprises above-mentioned display panel.
The present invention also provides a kind of driving method of display panel, and for driving above-mentioned display panel, this driving method comprises the steps:
In a frame picture, on the data bus being positioned at odd number, export the data voltage signal with the first polarity, on the data bus being positioned at even number, export the data voltage signal with the second polarity, wherein this first polarity is contrary with this second polarity; And
In next frame picture, on the data bus being positioned at odd number, export the data voltage signal with this second polarity, on the data bus being positioned at even number, export the data voltage signal with this first polarity.
The dual scanning line pixel array structure that the embodiment of the present invention provides, the number of data line can be made to reduce by half, be conducive to the cost reducing source driving chip, one group is become in addition by linear for four data every in all data lines, Article 1 data line often in group and Article 3 data line are connected to form a data bus whole story, Article 2 data line often in group and Article 4 data line are connected to form another data bus the whole story, be connected with source driving chip by each data bus again, single-point (1dotinversion) reversion can be realized drive, be conducive to promoting display image quality, and every bar data line is connected with contiguous pixel electrode, the resistance capacitance load (RCloading) of data line can be reduced, and improve aperture opening ratio and the penetrance of pixel.
Accompanying drawing explanation
Fig. 1 is existing a kind of equivalent circuit diagram with dual scanning line pixel array structure.
Fig. 2 is the floor map of the picture element array structure of part in Fig. 1.
Fig. 3 is the equivalent circuit diagram of the dual scanning line pixel array structure in first embodiment of the invention.
Fig. 4 is the equivalent circuit diagram of the dual scanning line pixel array structure in second embodiment of the invention.
Fig. 5 is the floor map of the picture element array structure of part in Fig. 4.
The part cut-away view of a kind of thin-film transistor array base-plate that Fig. 6 provides for the embodiment of the present invention.
Embodiment
For further setting forth the present invention for the technical approach reaching predetermined goal of the invention and take and effect, below in conjunction with drawings and Examples, to the specific embodiment of the present invention, structure, feature and effect thereof, be described in detail as follows.
First embodiment
Fig. 3 is the equivalent circuit diagram of the dual scanning line pixel array structure in first embodiment of the invention, please refer to the drawing 3, this dual scanning line pixel array structure comprises multi-strip scanning line 21, a plurality of data lines and multiple pixel electrode 24, this multi-strip scanning line 21 and this plurality of data lines are arranged in a crossed manner, the plurality of pixel electrode 24 is in array distribution, and namely the plurality of pixel electrode 24 is multirow and multiple row distribution.
Be provided with two sweep traces 21 between every adjacent rows pixel electrode 24, the top of the first row pixel electrode 24 and the below of last column pixel electrode 24 are respectively provided with a sweep trace 21.As shown in Figure 3, for adjacent rows pixel electrode 24 above in scheming, between the first row pixel electrode 24 and the second row pixel electrode 24, two sweep traces G2, G3 are provided with.And the top of the first row pixel electrode 24 is provided with a sweep trace G1, the below of last column pixel electrode 24 is provided with a sweep trace Gm (m is the number of all sweep traces).
Often be provided with a row pixel electrode 24 between adjacent two data lines, in all data lines, every four data lines are one group, Article 1 data line 221 often in group and Article 3 data line 223 are connected to form a data bus 22 whole story, and the Article 2 data line 222 often in group and Article 4 data line 224 are connected to form another data bus 22 whole story.As shown in Figure 3, for four data lines above in scheming, these four data lines form one group, Article 1 data line 221 in group and Article 3 data line 223 are connected to form Article 1 data bus D1 the whole story, and the Article 2 data line 222 in group and Article 4 data line 224 are connected to form Article 2 data bus D2 the whole story.Data line below forms one group with every four data lines again, by the Article 1 data line 221 in group and Article 3 data line 223 to be connected to form the whole story data bus D3, D5, D7 ..., by the Article 2 data line 222 in group and Article 4 data line 224 to be connected to form the whole story data bus D4, D6, D8 ...
Be arranged in the pixel electrode 24 of odd-numbered line, every four pixel electrodes 24 are one group, first pixel electrode 241 often in group is connected with the 4th pixel electrode 244 sweep trace 21 be close proximity to above this row pixel electrode 24, and second pixel electrode 242 often in group is connected with the 3rd pixel electrode 243 sweep trace 21 be close proximity to below this row pixel electrode 24.As shown in Figure 3, for four pixel electrodes 24 before the first row in scheming, these four pixel electrodes 24 form one group, first pixel electrode 241 in group is connected with the 4th pixel electrode 244 the sweep trace G1 be close proximity to above the first row pixel electrode 24, and second pixel electrode 242 in group is connected with the 3rd pixel electrode 243 the sweep trace G2 be close proximity to below the first row pixel electrode 24.And pixel electrode 24 below in the first row pixel electrode 24, one group is formed again with every four pixel electrodes 24, be connected sweep trace G1 by the pixel electrode of first in group 241 with the 4th pixel electrode 244, be connected sweep trace G2 by the pixel electrode of second in group 242 with the 3rd pixel electrode 243.
Be arranged in the pixel electrode 24 of even number line, every four pixel electrodes 24 are one group, first pixel electrode 241 often in group is connected with second pixel electrode 242 sweep trace 21 be close proximity to above this row pixel electrode 24, and the 3rd pixel electrode 243 often in group is connected with the 4th pixel electrode 244 sweep trace 21 be close proximity to below this row pixel electrode 24.As shown in Figure 3, for four pixel electrodes 24 before the second row in scheming, these four pixel electrodes 24 form one group, first pixel electrode 241 in group is connected with second pixel electrode 242 the sweep trace G3 be close proximity to above the second row pixel electrode 24, and the 3rd pixel electrode 243 in group is connected with the 4th pixel electrode 244 the sweep trace G4 be close proximity to below the second row pixel electrode 24.And pixel electrode 24 below in the second row pixel electrode 24, one group is formed again with every four pixel electrodes 24, be connected sweep trace G3 by the pixel electrode of first in group 241 with second pixel electrode 242, be connected sweep trace G4 by the pixel electrode 243 of the 3rd in group with the 4th pixel electrode 244.
Be arranged in the pixel electrode 24 of odd-numbered line, each pixel electrode 24 connects the data line be close proximity on the left of this pixel electrode 24.As shown in Figure 3, for all pixel electrodes 24 of the first row in scheming, each pixel electrode 24 connects the data line be close proximity on the left of this pixel electrode 24, first pixel electrode 241 as the first row connects the data line 221 be close proximity on the left of this pixel electrode 241, second pixel electrode 242 of the first row connects the data line 222 be close proximity on the left of this pixel electrode 242, 3rd pixel electrode 243 of the first row connects the data line 223 be close proximity on the left of this pixel electrode 243, 4th pixel electrode 244 of the first row connects the data line 224 be close proximity on the left of this pixel electrode 244.All the other pixel electrodes 24 of the first row are similar, are also to be connected on the data line that is close proximity on the left of this pixel electrode 24.
Be arranged in the pixel electrode 24 of even number line, each pixel electrode 24 connects the data line be close proximity on the right side of this pixel electrode 24.As shown in Figure 3, for all pixel electrodes 24 of the second row in scheming, each pixel electrode 24 connects the data line be close proximity on the right side of this pixel electrode 24, first pixel electrode 241 as the second row connects the data line 222 be close proximity on the right side of this pixel electrode 241, second pixel electrode 242 of the second row connects the data line 223 be close proximity on the right side of this pixel electrode 242, 3rd pixel electrode 243 of the second row connects the data line 224 be close proximity on the right side of this pixel electrode 243, 4th pixel electrode 244 of the second row connects the data line 221 (the Article 1 data lines 221 in next group four articles of data lines) be close proximity on the right side of this pixel electrode 244.All the other pixel electrodes 24 of second row are similar, are also to be connected on the data line that is close proximity on the right side of this pixel electrode 24.
The dual scanning line pixel array structure of the present embodiment also comprises multiple TFT23, and each pixel electrode 24 is connected with data line with corresponding sweep trace 21 by a TFT23.Shown in Fig. 6, the grid 231 of each TFT23 is connected with corresponding sweep trace 21, and the source electrode 234 of each TFT23 is connected with corresponding data line, and the drain electrode 235 of each TFT23 is connected with corresponding pixel electrode 24.
The part cut-away view of a kind of thin-film transistor array base-plate that Fig. 6 provides for the embodiment of the present invention, please refer to the drawing 6, this thin-film transistor array base-plate comprises underlay substrate 20, underlay substrate 20 is formed with grid 231, grid 231 is formed with gate insulator 232, gate insulator 232 is formed with semiconductor layer 233, semiconductor layer 233 is formed with source electrode 234 and drain electrode 235, source electrode 234 and drain electrode 235 are formed with the first insulation course 25, first insulation course 25 covers the source electrode 234 of each TFT23 with in drain electrode 235, first insulation course 25 protects the semiconductor layer 233 of each TFT23.First insulation course 25 is formed with public electrode 26, public electrode 26 is formed with the second insulation course 27, each pixel electrode 24 of above-mentioned dual scanning line pixel array structure is arranged on the second insulation course 27, and each pixel electrode 24 can be etched and form multiple strip shaped electric poles portion.Wherein, grid 231, gate insulator 232, semiconductor layer 233, source electrode 234 and drain electrode 235 form TFT23, the grid 231 of each TFT23 is connected with corresponding sweep trace 21, the source electrode 234 of each TFT23 is connected with corresponding data line, and the drain electrode 235 of each TFT23 is connected with corresponding pixel electrode 24.Wherein, the first insulation course 25 and the second insulation course 26 are provided with through hole (figure does not mark) in the drain locations of each TFT23 of correspondence, the drain electrode 235 of each TFT23 is connected with corresponding pixel electrode 24 by this through hole.This thin-film transistor array base-plate can be arranged in pairs or groups to make with a colored filter substrate (colerfilter, CF) and be formed display panel.
When above-mentioned dual scanning line pixel array structure is connected with driving circuit, each sweep trace G1, G2, G3 ... be connected with grid drive chip (gatedriver), each data bus D1, D2, D3 ... be connected with source driving chip (sourcedriver).By output HIGH voltage successively on each sweep trace 21, open each TFT23 be connected with every bar sweep trace 21 successively; To on every bar sweep trace 21 during output HIGH voltage, data voltage signal is exported to the pixel electrode 24 of correspondence by all data buss 22, wherein to be positioned at odd number data bus D1, D3, D5 ... upper output has the data voltage signal of the first polarity, to be positioned at even number data bus D2, D4, D6 ... upper output has the data voltage signal of the second polarity, wherein this first polarity is contrary with this second polarity, this first polarity is such as positive polarity, and this second polarity is such as negative polarity.As shown in Figure 3, the dual scanning line pixel array structure of above-described embodiment can realize single-point (1dotinversion) reversion and drive, thus is conducive to promoting display image quality.
Second embodiment
Fig. 4 is the equivalent circuit diagram of the dual scanning line pixel array structure in second embodiment of the invention, please refer to the drawing 4, and the present embodiment and above-mentioned first embodiment difference are:
Be arranged in the pixel electrode 24 of odd-numbered line, each pixel electrode 24 connects the data line be close proximity on the right side of this pixel electrode 24.As shown in Figure 4, for all pixel electrodes 24 of the first row in scheming, each pixel electrode 24 connects the data line be close proximity on the right side of this pixel electrode 24, first pixel electrode 241 as the first row connects the data line 222 be close proximity on the right side of this pixel electrode 241, second pixel electrode 242 of the first row connects the data line 223 be close proximity on the right side of this pixel electrode 242, 3rd pixel electrode 243 of the first row connects the data line 224 be close proximity on the right side of this pixel electrode 243, 4th pixel electrode 244 of the first row connects the data line 221 (the Article 1 data lines 221 in next group four articles of data lines) be close proximity on the right side of this pixel electrode 244.All the other pixel electrodes 24 of the first row are similar, are also to be connected on the data line that is close proximity on the right side of this pixel electrode 24.
Be arranged in the pixel electrode 24 of even number line, each pixel electrode 24 connects the data line be close proximity on the left of this pixel electrode 24.As shown in Figure 4, for all pixel electrodes 24 of the second row in scheming, each pixel electrode 24 connects the data line be close proximity on the left of this pixel electrode 24, first pixel electrode 241 as the second row connects the data line 221 be close proximity on the left of this pixel electrode 241, second pixel electrode 242 of the second row connects the data line 222 be close proximity on the left of this pixel electrode 242, 3rd pixel electrode 243 of the second row connects the data line 223 be close proximity on the left of this pixel electrode 243, 4th pixel electrode 244 of the second row connects the data line 224 be close proximity on the left of this pixel electrode 244.All the other pixel electrodes 24 of second row are similar, are also to be connected on the data line that is close proximity on the left of this pixel electrode 24.
About other structures of the present embodiment, see above-mentioned first embodiment, can not repeat them here.
Fig. 5 is the floor map of the picture element array structure of part in Fig. 4.Please join Fig. 4 and Fig. 5 simultaneously, because bar data line every in the present invention is connected with contiguous pixel electrode 24, the source connection lines 121 of longer a section as shown in Fig. 1 and Fig. 2 prior art is no longer adopted to be connected with corresponding pixel electrode, therefore the resistance capacitance load (RCloading) of data line can be reduced, and can pixel aperture ratio be improved, thus improve penetrance.The dual scanning line pixel array structure of the above embodiment of the present invention is compared with prior art the same on processing procedure, does not increase cost of manufacture.Following table is the Property comparison of the dual scanning line pixel array structure of the present embodiment and the dual scanning line pixel array structure of prior art, as can be seen from the table, the pixel aperture ratio of the present embodiment promotes (improve 2%) compared to existing technology to some extent, but the resistance capacitance load (R*C) of the present embodiment has lifting (improve 43%) by a relatively large margin compared to existing technology.
The present invention also provides a kind of display panel, this display panel comprises the dual scanning line pixel array structure of above-described embodiment, this dual scanning line pixel array structure can be produced on a thin-film transistor array base-plate, and this thin-film transistor array base-plate can be arranged in pairs or groups to make with colored filter substrate and formed this display panel, this display panel can be display panels, therefore between this thin-film transistor array base-plate and this colored filter substrate, is also filled with liquid crystal layer.This display panel, by applying voltage between above-mentioned public electrode 26 and the pixel electrode 24 of correspondence, can produce the deflecting electric field for driving liquid crystal layer, thus drive this display panel to carry out liquid crystal display.
The present invention also provides a kind of display device, and this display device comprises above-mentioned display panel.
The present invention also provides a kind of driving method of display panel, and for driving above-mentioned display panel, this driving method comprises the steps:
In a frame picture, to be positioned at odd number data bus D1, D3, D5 ... upper output has the data voltage signal of the first polarity, to be positioned at even number data bus D2, D4, D6 ... upper output has the data voltage signal of the second polarity, wherein this first polarity is contrary with this second polarity, such as when this first polarity is positive polarity, this second polarity is negative polarity; And
In next frame picture, to be positioned at odd number data bus D1, D3, D5 ... upper output has the data voltage signal of this second polarity, to be positioned at even number data bus D2, D4, D6 ... upper output has the data voltage signal of this first polarity.
The dual scanning line pixel array structure that above-described embodiment provides, the number of data line can be made to reduce by half, be conducive to the cost reducing source driving chip, one group is become in addition by linear for four data every in all data lines, Article 1 data line often in group and Article 3 data line are connected to form a data bus whole story, Article 2 data line often in group and Article 4 data line are connected to form another data bus the whole story, be connected with source driving chip by each data bus again, single-point (1dotinversion) reversion can be realized drive, be conducive to promoting display image quality, and every bar data line is connected with contiguous pixel electrode, the resistance capacitance load (RCloading) of data line can be reduced, and improve aperture opening ratio and the penetrance of pixel.
The above, it is only preferred embodiment of the present invention, not any pro forma restriction is done to the present invention, although the present invention discloses as above with preferred embodiment, but and be not used to limit the present invention, any those skilled in the art, do not departing within the scope of technical solution of the present invention, make a little change when the technology contents of above-mentioned announcement can be utilized or be modified to the Equivalent embodiments of equivalent variations, in every case be do not depart from technical solution of the present invention content, according to any simple modification that technical spirit of the present invention is done above embodiment, equivalent variations and modification, all still belong in the scope of technical solution of the present invention.
Claims (8)
1. a dual scanning line pixel array structure, comprises multi-strip scanning line, a plurality of data lines and multiple pixel electrode, and this multi-strip scanning line and this plurality of data lines are arranged in a crossed manner, and the plurality of pixel electrode is array distribution, it is characterized in that:
Be provided with two sweep traces between every adjacent rows pixel electrode, the top of the first row pixel electrode and the below of last column pixel electrode are respectively provided with a sweep trace;
Often be provided with a row pixel electrode between adjacent two data lines, in all data lines, every four data lines are one group, Article 1 data line often in group and Article 3 data line are connected to form a data bus whole story, and the Article 2 data line often in group and Article 4 data line are connected to form another data bus the whole story;
Be arranged in the pixel electrode of odd-numbered line, every four pixel electrodes are one group, first pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to above this row pixel electrode, and second pixel electrode often in group is connected with the 3rd pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of even number line, every four pixel electrodes are one group, first pixel electrode often in group is connected with second pixel electrode the sweep trace be close proximity to above this row pixel electrode, and the 3rd pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of odd-numbered line, each pixel electrode connects the data line be close proximity on the left of this pixel electrode; And
Be arranged in the pixel electrode of even number line, each pixel electrode connects the data line be close proximity on the right side of this pixel electrode.
2. a dual scanning line pixel array structure, comprises multi-strip scanning line, a plurality of data lines and multiple pixel electrode, and this multi-strip scanning line and this plurality of data lines are arranged in a crossed manner, and the plurality of pixel electrode is array distribution, it is characterized in that:
Be provided with two sweep traces between every adjacent rows pixel electrode, the top of the first row pixel electrode and the below of last column pixel electrode are respectively provided with a sweep trace;
Often be provided with a row pixel electrode between adjacent two data lines, in all data lines, every four data lines are one group, Article 1 data line often in group and Article 3 data line are connected to form a data bus whole story, and the Article 2 data line often in group and Article 4 data line are connected to form another data bus the whole story;
Be arranged in the pixel electrode of odd-numbered line, every four pixel electrodes are one group, first pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to above this row pixel electrode, and second pixel electrode often in group is connected with the 3rd pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of even number line, every four pixel electrodes are one group, first pixel electrode often in group is connected with second pixel electrode the sweep trace be close proximity to above this row pixel electrode, and the 3rd pixel electrode often in group is connected with the 4th pixel electrode the sweep trace be close proximity to below this row pixel electrode;
Be arranged in the pixel electrode of odd-numbered line, each pixel electrode connects the data line be close proximity on the right side of this pixel electrode; And
Be arranged in the pixel electrode of even number line, each pixel electrode connects the data line be close proximity on the left of this pixel electrode.
3. dual scanning line pixel array structure according to claim 1 and 2, is characterized in that, this dual scanning line pixel array structure also comprises multiple TFT, and each pixel electrode is connected with data line with corresponding sweep trace by a TFT.
4. dual scanning line pixel array structure according to claim 3, is characterized in that, the grid of each TFT is connected with corresponding sweep trace, and the source electrode of each TFT is connected with corresponding data line, and the drain electrode of each TFT is connected with corresponding pixel electrode.
5. dual scanning line pixel array structure according to claim 4, it is characterized in that, this dual scanning line pixel array structure also comprises public electrode, first insulation course and the second insulation course, this first insulation course is formed in the source electrode of each TFT with in drain electrode, this public electrode is formed on this first insulation course, this second insulation course is formed on this public electrode, the plurality of pixel electrode is arranged on this second insulation course, drain locations in each TFT of correspondence on this first insulation course and this second insulation course is provided with through hole, the drain electrode of each TFT is connected with corresponding pixel electrode by this through hole.
6. a display panel, is characterized in that, comprises the dual scanning line pixel array structure as described in any one of claim 1 to 5.
7. a display device, is characterized in that, comprises display panel as claimed in claim 6.
8. a driving method for display panel, for driving display panel as claimed in claim 6, is characterized in that, this driving method comprises the steps:
In a frame picture, on the data bus being positioned at odd number, export the data voltage signal with the first polarity, on the data bus being positioned at even number, export the data voltage signal with the second polarity, wherein this first polarity is contrary with this second polarity; And
In next frame picture, on the data bus being positioned at odd number, export the data voltage signal with this second polarity, on the data bus being positioned at even number, export the data voltage signal with this first polarity.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510884245.XA CN105446034A (en) | 2015-12-04 | 2015-12-04 | Double-scanning-line pixel array structure, display panel, display device and drive method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510884245.XA CN105446034A (en) | 2015-12-04 | 2015-12-04 | Double-scanning-line pixel array structure, display panel, display device and drive method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105446034A true CN105446034A (en) | 2016-03-30 |
Family
ID=55556398
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510884245.XA Pending CN105446034A (en) | 2015-12-04 | 2015-12-04 | Double-scanning-line pixel array structure, display panel, display device and drive method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105446034A (en) |
Cited By (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106681074A (en) * | 2017-02-24 | 2017-05-17 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display panel |
| CN108962113A (en) * | 2017-05-19 | 2018-12-07 | 群创光电股份有限公司 | The driving method of display pannel and display pannel |
| CN109188816A (en) * | 2018-10-26 | 2019-01-11 | 昆山龙腾光电有限公司 | Array substrate and its driving method and liquid crystal display device and its driving method |
| CN109298571A (en) * | 2018-10-30 | 2019-02-01 | 昆山龙腾光电有限公司 | Liquid crystal display device and driving method |
| CN110703514A (en) * | 2019-09-06 | 2020-01-17 | 深圳市华星光电半导体显示技术有限公司 | Pixel structure and display panel |
| CN111323977A (en) * | 2020-04-01 | 2020-06-23 | 深圳市华星光电半导体显示技术有限公司 | Display panel and display device |
| CN112068374A (en) * | 2020-09-15 | 2020-12-11 | 昆山龙腾光电股份有限公司 | Display panel, display device and driving method |
| CN112230484A (en) * | 2020-10-12 | 2021-01-15 | 昆山龙腾光电股份有限公司 | Pixel arrangement structure, display panel and manufacturing method thereof |
| CN112540487A (en) * | 2020-12-04 | 2021-03-23 | Tcl华星光电技术有限公司 | Display panel and display device thereof |
| CN113050334A (en) * | 2019-12-26 | 2021-06-29 | 上海天马微电子有限公司 | Liquid crystal display device having a plurality of pixel electrodes |
| CN113406832A (en) * | 2021-06-24 | 2021-09-17 | 昆山龙腾光电股份有限公司 | TFT array substrate and driving method thereof |
| CN113448132A (en) * | 2021-06-24 | 2021-09-28 | Tcl华星光电技术有限公司 | Display panel and electronic device |
| CN113920919A (en) * | 2021-10-26 | 2022-01-11 | 深圳市华星光电半导体显示技术有限公司 | Display panel |
| US11508325B2 (en) | 2019-03-08 | 2022-11-22 | Chongqing Boe Optoelectronics Technology Co., Ltd. | Pixel structure, method of driving the same and display device |
| CN115410539A (en) * | 2022-08-31 | 2022-11-29 | 昆山龙腾光电股份有限公司 | Pixel arrangement structure and display panel |
| WO2023184567A1 (en) * | 2022-03-30 | 2023-10-05 | 苏州华星光电技术有限公司 | Array substrate, liquid crystal display panel, and display apparatus |
| US11947230B2 (en) | 2022-03-30 | 2024-04-02 | Suzhou China Star Optoelectronics Technology Co., Ltd. | Array substrate, liquid crystal display panel, and display device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020080313A1 (en) * | 2000-12-27 | 2002-06-27 | Lim Byoung Ho | Liquid crystal display and driving method thereof |
| CN1379385A (en) * | 2001-03-30 | 2002-11-13 | 富士通株式会社 | Liquid crystal display device and its driving circuit |
| CN102955310A (en) * | 2012-10-26 | 2013-03-06 | 京东方科技集团股份有限公司 | Pixel driving structure, driving method and display device |
| CN105096899A (en) * | 2015-09-22 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate, liquid crystal display panel and liquid crystal display device |
-
2015
- 2015-12-04 CN CN201510884245.XA patent/CN105446034A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020080313A1 (en) * | 2000-12-27 | 2002-06-27 | Lim Byoung Ho | Liquid crystal display and driving method thereof |
| CN1379385A (en) * | 2001-03-30 | 2002-11-13 | 富士通株式会社 | Liquid crystal display device and its driving circuit |
| CN102955310A (en) * | 2012-10-26 | 2013-03-06 | 京东方科技集团股份有限公司 | Pixel driving structure, driving method and display device |
| CN105096899A (en) * | 2015-09-22 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate, liquid crystal display panel and liquid crystal display device |
Cited By (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018152903A1 (en) * | 2017-02-24 | 2018-08-30 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and liquid crystal display panel |
| CN106681074B (en) * | 2017-02-24 | 2019-10-25 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and liquid crystal display panel |
| CN106681074A (en) * | 2017-02-24 | 2017-05-17 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display panel |
| CN108962113A (en) * | 2017-05-19 | 2018-12-07 | 群创光电股份有限公司 | The driving method of display pannel and display pannel |
| CN109188816A (en) * | 2018-10-26 | 2019-01-11 | 昆山龙腾光电有限公司 | Array substrate and its driving method and liquid crystal display device and its driving method |
| CN109188816B (en) * | 2018-10-26 | 2021-06-22 | 昆山龙腾光电股份有限公司 | Array substrate and driving method thereof, and liquid crystal display device and driving method thereof |
| CN109298571A (en) * | 2018-10-30 | 2019-02-01 | 昆山龙腾光电有限公司 | Liquid crystal display device and driving method |
| US11508325B2 (en) | 2019-03-08 | 2022-11-22 | Chongqing Boe Optoelectronics Technology Co., Ltd. | Pixel structure, method of driving the same and display device |
| CN110703514A (en) * | 2019-09-06 | 2020-01-17 | 深圳市华星光电半导体显示技术有限公司 | Pixel structure and display panel |
| WO2021042617A1 (en) * | 2019-09-06 | 2021-03-11 | 深圳市华星光电半导体显示技术有限公司 | Pixel structure and display panel |
| CN110703514B (en) * | 2019-09-06 | 2020-10-13 | 深圳市华星光电半导体显示技术有限公司 | Pixel structure and display panel |
| CN113050334A (en) * | 2019-12-26 | 2021-06-29 | 上海天马微电子有限公司 | Liquid crystal display device having a plurality of pixel electrodes |
| CN111323977A (en) * | 2020-04-01 | 2020-06-23 | 深圳市华星光电半导体显示技术有限公司 | Display panel and display device |
| CN112068374A (en) * | 2020-09-15 | 2020-12-11 | 昆山龙腾光电股份有限公司 | Display panel, display device and driving method |
| CN112068374B (en) * | 2020-09-15 | 2022-11-29 | 昆山龙腾光电股份有限公司 | Display panel, display device and driving method |
| CN112230484B (en) * | 2020-10-12 | 2022-08-23 | 昆山龙腾光电股份有限公司 | Pixel arrangement structure, display panel and manufacturing method thereof |
| CN112230484A (en) * | 2020-10-12 | 2021-01-15 | 昆山龙腾光电股份有限公司 | Pixel arrangement structure, display panel and manufacturing method thereof |
| CN112540487A (en) * | 2020-12-04 | 2021-03-23 | Tcl华星光电技术有限公司 | Display panel and display device thereof |
| CN113448132A (en) * | 2021-06-24 | 2021-09-28 | Tcl华星光电技术有限公司 | Display panel and electronic device |
| CN113406832A (en) * | 2021-06-24 | 2021-09-17 | 昆山龙腾光电股份有限公司 | TFT array substrate and driving method thereof |
| CN113406832B (en) * | 2021-06-24 | 2023-01-24 | 昆山龙腾光电股份有限公司 | TFT array substrate and driving method thereof |
| CN113448132B (en) * | 2021-06-24 | 2023-10-31 | Tcl华星光电技术有限公司 | Display panel and electronic device |
| CN113920919A (en) * | 2021-10-26 | 2022-01-11 | 深圳市华星光电半导体显示技术有限公司 | Display panel |
| WO2023184567A1 (en) * | 2022-03-30 | 2023-10-05 | 苏州华星光电技术有限公司 | Array substrate, liquid crystal display panel, and display apparatus |
| US11947230B2 (en) | 2022-03-30 | 2024-04-02 | Suzhou China Star Optoelectronics Technology Co., Ltd. | Array substrate, liquid crystal display panel, and display device |
| CN115410539A (en) * | 2022-08-31 | 2022-11-29 | 昆山龙腾光电股份有限公司 | Pixel arrangement structure and display panel |
| CN115410539B (en) * | 2022-08-31 | 2023-07-25 | 昆山龙腾光电股份有限公司 | Pixel arrangement structure and display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105446034A (en) | Double-scanning-line pixel array structure, display panel, display device and drive method thereof | |
| US10971105B2 (en) | Pixel driving circuit, driving method and display device | |
| CN105372891A (en) | Array substrate, display device | |
| CN103278977B (en) | Display panels and dot structure thereof and driving method | |
| WO2018054137A1 (en) | Pixel array, display panel, display device | |
| US9341905B1 (en) | Array substrate, liquid crystal display panel and liquid crystal display | |
| CN109119028B (en) | AMOLED display panel and corresponding display device | |
| US10013102B2 (en) | Touch panel using multiple kinds of touch electrodes, method for driving the touch panel, and touch display device thereof | |
| CN106444196A (en) | Pixel arrangement structure, display panel and manufacturing method | |
| CN107450225B (en) | Display panel and display device | |
| US10403648B2 (en) | Array substrates with adjacent sub-pixels having opposite polarities | |
| US8916879B2 (en) | Pixel unit and pixel array | |
| US20070182685A1 (en) | Display device | |
| CN105388674A (en) | Array substrate and liquid crystal display device | |
| KR20100053949A (en) | Liquid crystal display | |
| CN105158997A (en) | Thin film transistor array substrate | |
| CN105093656A (en) | Liquid crystal display panel, driving method thereof and liquid crystal display device | |
| CN105068344A (en) | Display panel and pixel array thereof | |
| KR20140035292A (en) | Array substrate and manufacturing method thereof and display device | |
| CN104267552A (en) | Array substrate and liquid crystal display panel | |
| CN104793419A (en) | Array substrate, display panel and display device | |
| CN110687730A (en) | Thin film transistor array substrate and display panel | |
| CN105489610A (en) | Thin-film transistor array substrate, display panel and display device | |
| WO2021227122A1 (en) | Array substrate and display panel | |
| CN106054481A (en) | Pixel structure, array substrate and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou Applicant after: Kunshan Longteng Au Optronics Co Address before: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou Applicant before: Kunshan Longteng Optronics Co., Ltd. |
|
| CB02 | Change of applicant information | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160330 |
|
| RJ01 | Rejection of invention patent application after publication |