CN105406943A - High-integrity coding method of 1553B bus - Google Patents
High-integrity coding method of 1553B bus Download PDFInfo
- Publication number
- CN105406943A CN105406943A CN201510727948.1A CN201510727948A CN105406943A CN 105406943 A CN105406943 A CN 105406943A CN 201510727948 A CN201510727948 A CN 201510727948A CN 105406943 A CN105406943 A CN 105406943A
- Authority
- CN
- China
- Prior art keywords
- word
- bus
- synchronous head
- message
- waveform
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Abstract
The invention discloses a high-integrity coding method of a 1553B bus, and is used to solve the technical problem of poor integrity of an existing 1553B bus coding method. According to the technical scheme, a synchronous head coding mode of an instruction character and a state character of the 1553B bus is improved, a BM clearly distinguishes the instruction character and the state character from different code identification angles, a message interface is divided easily, determinacy of a bus semantic rule is achieved, a confusion identification problem of a 1553B bus monitor for the bus instruction character and the state character is solved, implementation technology is simple, and the difficulty is small. Optimization design of a vertical odd parity character of a 1553B bus message is increased, so the bit error detection rate of bus transmission is improved, the problems of time indeterminacy and the like which exist when bus error retransmission is performed are reduced, and integrity of a transmission content is improved. The method improves the integrity of the 1553B bus and the effective throughput rate of the 1553B bus at the same time, and shortens message delay transmission efficiency.
Description
Technical field
The present invention relates to a kind of bus code method, particularly relate to a kind of high integrality coding method of 1553B bus.
Background technology
" MIL-STD-1553BDigitaltimedivisioncommand/responsemultiple xdatabus; dated21September1978 " (hereinafter referred to as the 1553B bus standard) promulgated in U.S. Department of Defense defines 1553B bus and can hang 32 terminals, terminal has three types: bus control unit (BC, BusController), remote terminal (RT, and bus monitor (BM, BusMonitor) RemoteTerminal).BC is the terminal of only energy organising data transmission of messages in bus; RT accepts BC in bus to control, and completes the terminal that message sends or receives; BM receives total Thread Message and can have the terminal selecting record, and it is information transmission but do not participate in the communication of bus in " monitoring " bus only.
1553B bus adopts instruction/response type communication protocol, and message has been the basic transmission information sequence of primary information communication, and 1553B bus message type comprises: 1. data class: BC to RT, RT to BC, RT to RT, broadcast BC are to RT, broadcast RT to RT; 2. bus marco state information class: mode instruction and broadcast mode instruction.Wherein data class is the means of user's transmitting user data, is information flow main in bus, at least accounts for 90% of bus gross information content; Bus marco state information class is the system management means in bus, as auxiliary information flow, accounts at most 10% of bus gross information content.1553B bus message is made up of word, and word is divided three classes: command word, data word and status word.The length of every class word is 20, and first 3 of each word is synchronous head, and middle effective information position is 16, and last 1 is odd parity bit.16 effective information positions and odd parity bit are transmitted in bus with the form of the two level code of Manchester II type, and the time of transmitting one is 1 μ s.
The 1.1 message command word problem that cause identical with the synchronous head of status word.
Specify at the 7th page of Fig. 4 of 1553B bus standard: the synchronous head of command word and status word coding accounts for 3, and pattern is completely the same, be first 1.5 (when accounting for 1.5 μ s position) waveforms for just, rear 1.5 digit wave forms are negative.Under this regulation, 1553B bus message is occurred to the situation of RT not responsive state word, bus monitor is difficult to differentiate next bus command word, causes ambiguity problem.
1553B bus standard specifies that command word and status word have employed consistent synchronous head coding.For BC, RT, can the command word of clear definition BC transmission and the status word of RT transmission.But for the full message that BM monitors, the command word receiving, identify and record, status word, data word have BC, RT to send respectively, because command word is identical with the synchronous head of status word, also exist due to command word, the identical ambiguity identification problem brought of status word synchronous head coding form.Because in the process of a reception message, BM needs the word relying on the successively sequential relationship judgement of the context of message to meet synchronous head coding to be command word or status word, break once normal messages transmission time sequence, this dependence sequential judges that the erroneous judgement problem caused will expose.In the 1553B bus system joint-trial that some different 1553B bus modules are set up, when the monitoring capacity of BM under testing RT and not responding this abnormality of BC command word, find that lower a piece of news command word misjudgement is the status word of a upper message by BM by mistake, there is the mistake that a upper message and next message interface cannot correctly divide, cause the incomplete problem of 1553B bus message monitor data.
1.2 problems only having horizontal odd potential.
Specify at the 6th page of Fig. 3 of 1553B bus standard: the command word of 10 kinds of message, status word and data word all adopt the mode of an increase odd (referred to as horizontal odd), carry out the detection of error of transmission.When there is the odd number bit-errors such as 1 or 3 in a reception word, although BC, RT can find mistake, but cannot locate and correct a mistake, needing BC to reorganize transmission of messages, the reduction of bus transfer efficiency, the uncertain equal time integrity issue of time delay can be brought like this.And when same word being occurred to the even number bit-errors such as 2 or 4, BC, RT cannot find mistake and produce the correct erroneous judgement of message, can cause the incorrect integrity issue of serious message content.
In 1553B bus standard the 33rd page " 10.4 high reliability " requiring: for improving 1553B bus Error detection rate, requiring that designer adopts additional verification design, but not providing concrete method for designing.In recent years, because the manufacturers such as the design of 1553B bus protocol process FPGAization, bus module production and cables manufacturing get more and more, there is the phenomenon that the aspect difference such as logical design level, hardware product quality is large, the bus transfer error rate is increased, in same word occur two and more multi-bit error risk increase, should be stricter to the verification of 1553B bus transfer.Therefore based on existing 1553B bus check technology, by increasing more strict verification mode, bit-errors verification and measurement ratio is improved to meet the integrity demands of information transmission.
Summary of the invention
In order to overcome the deficiency of existing 1553B bus code method integrality difference, the invention provides a kind of high integrality coding method of 1553B bus.The method is by improving the synchronous head coded system of 1553B bus command word and status word, BM can clearly distinguish command word and status word from different code identification angles, divide the interface of message easily, reach the certainty of bus semantic rules, solve the dubious recognition problem that 1553B bus monitor exists bus command word and status word, actualizing technology is simple, difficulty is little.By increasing the optimal design of 1553B bus message vertical odd word, improving the bit-errors verification and measurement ratio of bus transfer, decreasing bus and to make mistakes problems such as retransmitting the time uncertainty that exists, improve the integrality of transferring content.The inventive method not only increases the integrality of 1553B bus, improves the goodput of 1553B simultaneously, shortens message delay efficiency of transmission.
The technical solution adopted for the present invention to solve the technical problems is: a kind of high integrality coding method of 1553B bus, is characterized in adopting following steps:
Change every class word length into 18, the 1st of each word is synchronous head, and middle effective information position is 16, and last 1 is odd parity bit.
Described effective information position and described odd parity bit are transmitted in bus with the form of the two level code of Manchester II type, and described synchronous head is invalid Manchester waveform.Wherein the coded format of the synchronous head of the synchronous head of command word, the synchronous head of data word and status word is different respectively, and also different from the coded format of described effective information position, described odd parity bit respectively.
During first 1/4 of the synchronous head of described command word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 1/4 time waveform be negative; Waveform during first 3/4 of the synchronous head of described data word is just, waveform when latter 1/4 is negative; During first 1/4 of the synchronous head of described status word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just.
Or, during first 1/4 of the synchronous head of described command word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just; Waveform during first 3/4 of the synchronous head of described data word is just, waveform when latter 1/4 is negative; During first 1/4 of the synchronous head of described status word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 1/4 time waveform be negative.
On the horizontal odd basis of original 1553B bus word, vertical odd word is increased to the sequence with data word in message.
Described vertical odd word is not increased to the command word sequence not with data word in the transmission of 1553B bus message, status word sequence.
Described vertical odd below adds a check word at the described message sequence with data word, each check digit be the described odd with words all in the message sequence of data word or the corresponding position of partial words and.
Suppose that the word that 1553B bus message is 16 by p [1 ~ 32] individual length is formed, p the orthogonal form of word arrangement, wherein I
j,kfor kth [1 ~ 16] position of corresponding jth [1 ~ p] individual word; Each word generates a horizontal odd parity bit r
i(i=1,2 ..., p), to each row of rectangular vertical, generate a vertical odd parity bit r
p+1, j(j=1,2 ..., 17), namely form a vertical odd word, wherein each is corresponding with 16 positions of word and 1 horizontal check position respectively.
I
1,1I
1,2...I
1,16r
1
I
2,1I
2,2...I
2,16r
2
...........
I
p,1I
p,2...I
p,16r
p
r
p+1,1r
p+1,2...r
p+1,16r
p+1,17。
The invention has the beneficial effects as follows: the method is by improving the synchronous head coded system of 1553B bus command word and status word, BM can clearly distinguish command word and status word from different code identification angles, divide the interface of message easily, reach the certainty of bus semantic rules, solve the dubious recognition problem that 1553B bus monitor exists bus command word and status word, actualizing technology is simple, difficulty is little.By increasing the optimal design of 1553B bus message vertical odd word, improving the bit-errors verification and measurement ratio of bus transfer, decreasing bus and to make mistakes problems such as retransmitting the time uncertainty that exists, improve the integrality of transferring content.The inventive method not only increases the integrality of 1553B bus, improves the goodput of 1553B simultaneously, shortens message delay efficiency of transmission.
Below in conjunction with the drawings and specific embodiments, the present invention is elaborated.
Accompanying drawing explanation
Fig. 1 is the command word data encoding format citing of the inventive method.
Fig. 2 is the data words data coded format citing of the inventive method.
Fig. 3 is the status word data encoding format citing of the inventive method.
Fig. 4 is the message interval curve of the inventive method.
Fig. 5 is the response time curve of the inventive method.
Fig. 6 is the inventive method and background technology method goodput comparison diagram.
Fig. 7 is the inventive method and background technology method message delay comparison diagram.
Embodiment
With reference to Fig. 1-7.The high integrality coding method concrete steps of 1553B bus of the present invention are as follows:
The optimal design of 1.1553B bus word synchronous head coding.
The present invention proposes a kind of synchronous head coded system changing command word and status word, change every class word length into 18, the 1st of each word is synchronous head, and middle effective information position is still 16, and last 1 is odd parity bit.
Concrete improvement project is: synchronous head is invalid Manchester waveform, when its width is 1 position.Wherein with reference to Fig. 1, during first 1/4 of the synchronous head of command word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 1/4 time waveform be negative; With reference to Fig. 2, waveform during first 3/4 of the synchronous head of data word is just, waveform when latter 1/4 is negative; With reference to Fig. 3, during first 1/4 of the synchronous head of status word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just.
The another kind of coded format of synchronous head is: during first 1/4 of the synchronous head of command word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just; Waveform during first 3/4 of the synchronous head of data word is just, waveform when latter 1/4 is negative; During first 1/4 of the synchronous head of status word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 1/4 time waveform be negative.Another coded format of synchronous head is: waveform during first 3/4 of the synchronous head of command word is for just, and waveform when latter 1/4 is negative; During first 1/4 of the synchronous head of data word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just; During first 1/4 of the synchronous head of status word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 3/4 time waveform be negative.Therefore, the coded format of synchronous head can also be other modes, as long as guarantee that the coded format of the synchronous head of the synchronous head of command word, the synchronous head of data word and status word is different respectively, and also different from the coded format of effective information position and odd parity bit respectively.
In this programme, the length of every class word shortens to 18 from 20, and effective information position is wherein still 16 does not reduce, and the code length of each word thus bus transmitted reduces, the time delay of transfer of data is shortened, and its effective efficiency of transmission also can be improved thereupon.
2.1553B the optimal design of bus message check code.
For 1553B bus message, continue to use the horizontal odd mode of word of original 1553B bus; The present invention increases the vertical odd mode of message, and vertical odd below adds a check word at the message sequence with data word, each check digit be the corresponding position of all words in message sequence odd and.
Specifically, suppose that the word that 1553B bus message is 16 by p [1 ~ 32] individual length is formed, p the orthogonal form of word arrangement, wherein I
j,kfor kth [1 ~ 16] position of corresponding jth [1 ~ p] individual word; Each word generates a horizontal odd parity bit r
i[1 ~ p], to each row of rectangular vertical, generates a vertical odd parity bit r
p+1, j[1 ~ 17], namely forms a vertical odd word, and wherein each is corresponding with 16 positions of word and 1 horizontal check position respectively.
I
1,1I
1,2...I
1,16r
1
I
2,1I
2,2...I
2,16r
2
...........
I
p,1I
p,2...I
p,16r
p
r
p+1,1r
p+1,2...r
p+1,16r
p+1,17。
3. the bus performance comparative analysis of the inventive method and background technology method.
With reference to Fig. 4,5,1553B bus synchronous header encoder method of the present invention shortens interval and response time between message.
Be spaced apart between message from the last middle zero crossing of last message the last character to middle zero crossing time of command word synchronous head next adjacent message.Due to new command word synchronous head coded system, interval between the message that can reduce by 1 μ s.
Response time be from last the middle zero crossing of the last character before status word to status word synchronous head in the middle of time of zero crossing.In the transmission of messages of former word coded system, the remote terminal response effective instruction word space time is 4.0 ~ 12.0 μ s, because the inventive method word synchronous head coded system reduces the response time of 1 μ s, namely remote terminal response effective instruction word space time shorten is to being 3.0 ~ 11.0 μ s.
For the inventive method and background technology method coded system two kinds of situations, the inventive method Comparative and Quantitative Analysis 1553B bus goodput and bus message time delay two Key Performance Indicators.Data class messages application due to BC to RT, RT to BC is maximum and most is representative, below analyzes goodput, bus message time delay two performance index of BC to RT or RT to BC.
3.1 goodput.
Goodput refers to ratio 1553B bus transmitting effective application data word and occupy whole bus message.
The number being provided with effect data word is n, and transmission goodput is β.
The goodput computing formula of former 1553B bus is as follows:
The 1553B bus goodput computing formula changing coded system new is as follows:
With reference to Fig. 6, when the number of data word is in [8 ~ 32] scope, the inventive method coded system is compared background technology method coded system goodput and is significantly improved, and improves 0.060 at most; When data word number is in [1 ~ 7] scope, goodput slightly reduces, and reduces less than 0.045 at most.
3.2 bus message time delays.
Bus message time delay refers to the transmission time of a full message in 1553B bus.
The number being provided with effect data word is n, and bus message time delay is τ.
The message delay computing formula of former 1553B bus is as follows
τ
1=(n+2) × 20+8 (because the response time is 4.0 ~ 12.0 μ s, now get middle average 8 μ s for the sake of simplicity and substitute into calculating)
The 1553B bus message time delay computing formula changing coded system new is as follows:
τ
2=(n+3) × 18+7 (because the response time is 3.0 ~ 11.0 μ s, now get middle average 7 μ s for the sake of simplicity and substitute into calculating)
With reference to Fig. 7, when data word number is in [7 ~ 32] scope, the coded system message delay of the inventive method and background technology method obviously reduces, and reduces at most 51 μ s; When data word number is in [1 ~ 6] scope, message delay slightly increases, and adds at most 11 μ s.
The bus code prioritization scheme that the present invention proposes is that the transmission of 1553B bus message provides the guarantee of high integrality with monitoring, although when 1553B bus message with less (less than 7 of data word number, fraction applicable cases) time, there is less hydraulic performance decline in bus goodput and bus time delay index, but when 1553B message with data word number morely (be greater than 7, major applications situation) time, bus goodput significantly improves, and bus time delay is significantly shortened.Therefore, this Optimized Coding Based scheme not only has high information integrity, and has good communication performance, can meet the communications applications requirement of 1553B bus better.
Claims (1)
1. a high integrality coding method for 1553B bus, is characterized in that comprising the following steps:
Change every class word length into 18, the 1st of each word is synchronous head, and middle effective information position is 16, and last 1 is odd parity bit;
Described effective information position and described odd parity bit are transmitted in bus with the form of the two level code of Manchester II type, and described synchronous head is invalid Manchester waveform; Wherein the coded format of the synchronous head of the synchronous head of command word, the synchronous head of data word and status word is different respectively, and also different from the coded format of described effective information position, described odd parity bit respectively;
During first 1/4 of the synchronous head of described command word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 1/4 time waveform be negative; Waveform during first 3/4 of the synchronous head of described data word is just, waveform when latter 1/4 is negative; During first 1/4 of the synchronous head of described status word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just;
Or, during first 1/4 of the synchronous head of described command word and 1/2 to 3/4 time waveform be negative, when 1/4 to 1/2 and latter 1/4 time waveform be just; Waveform during first 3/4 of the synchronous head of described data word is just, waveform when latter 1/4 is negative; During first 1/4 of the synchronous head of described status word and 1/2 to 3/4 time waveform be just, when 1/4 to 1/2 and latter 1/4 time waveform be negative;
On the horizontal odd basis of original 1553B bus word, vertical odd word is increased to the sequence with data word in message;
Described vertical odd word is not increased to the command word sequence not with data word in the transmission of 1553B bus message, status word sequence;
Described vertical odd below adds a check word at the described message sequence with data word, each check digit be the described odd with words all in the message sequence of data word or the corresponding position of partial words and;
Suppose that the word that 1553B bus message is 16 by p [1 ~ 32] individual length is formed, p the orthogonal form of word arrangement, wherein I
j,kfor kth [1 ~ 16] position of corresponding jth [1 ~ p] individual word; Each word generates a horizontal odd parity bit r
i, i=1,2 ..., p, to each row of rectangular vertical, generates a vertical odd parity bit r
p+1, j, j=1,2 ..., 17, namely form a vertical odd word, wherein each is corresponding with 16 positions of word and 1 horizontal check position respectively;
I
1,1I
1,2...I
1,16r
1
I
2,1I
2,2...I
2,16r
2
...........
I
p,1I
p,2...I
p,16r
p
r
p+1,1r
p+1,2...r
p+1,16r
p+1,17。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510727948.1A CN105406943B (en) | 2015-10-30 | 2015-10-30 | A kind of high integrality coding method of 1553B buses |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510727948.1A CN105406943B (en) | 2015-10-30 | 2015-10-30 | A kind of high integrality coding method of 1553B buses |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105406943A true CN105406943A (en) | 2016-03-16 |
| CN105406943B CN105406943B (en) | 2018-06-12 |
Family
ID=55472214
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510727948.1A Active CN105406943B (en) | 2015-10-30 | 2015-10-30 | A kind of high integrality coding method of 1553B buses |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105406943B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109802761A (en) * | 2019-02-26 | 2019-05-24 | 北京润科通用技术有限公司 | A kind of fault recognition method and device |
| CN109922009A (en) * | 2019-01-25 | 2019-06-21 | 北京临近空间飞行器系统工程研究所 | A kind of 1553B bus message distribution configuration unit based on data characteristics |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070268973A1 (en) * | 2006-05-22 | 2007-11-22 | John Fanson | Data communications system and method of data transmission |
| CN102147733A (en) * | 2010-02-10 | 2011-08-10 | 上海卫星工程研究所 | Method for loading procedure to satellite borne remote terminal computer by using 1553B serial data bus |
| CN103701663A (en) * | 2013-12-25 | 2014-04-02 | 北京航天测控技术有限公司 | 1553B bus program control fault injection device |
| CN103995764A (en) * | 2014-05-21 | 2014-08-20 | 电子科技大学 | Logic analyzer with serial bus protocol continuous triggering function |
-
2015
- 2015-10-30 CN CN201510727948.1A patent/CN105406943B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070268973A1 (en) * | 2006-05-22 | 2007-11-22 | John Fanson | Data communications system and method of data transmission |
| CN102147733A (en) * | 2010-02-10 | 2011-08-10 | 上海卫星工程研究所 | Method for loading procedure to satellite borne remote terminal computer by using 1553B serial data bus |
| CN103701663A (en) * | 2013-12-25 | 2014-04-02 | 北京航天测控技术有限公司 | 1553B bus program control fault injection device |
| CN103995764A (en) * | 2014-05-21 | 2014-08-20 | 电子科技大学 | Logic analyzer with serial bus protocol continuous triggering function |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109922009A (en) * | 2019-01-25 | 2019-06-21 | 北京临近空间飞行器系统工程研究所 | A kind of 1553B bus message distribution configuration unit based on data characteristics |
| CN109922009B (en) * | 2019-01-25 | 2022-07-29 | 北京临近空间飞行器系统工程研究所 | 1553B bus message distribution configuration unit based on data characteristics |
| CN109802761A (en) * | 2019-02-26 | 2019-05-24 | 北京润科通用技术有限公司 | A kind of fault recognition method and device |
| CN109802761B (en) * | 2019-02-26 | 2021-07-23 | 北京润科通用技术有限公司 | Fault identification method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105406943B (en) | 2018-06-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105068966A (en) | Serial automatic identification method | |
| CN103036739B (en) | Formalization method for verification and performance analysis of high reliable communication system | |
| CN201717878U (en) | Vehicle communication network data conversion gateway | |
| CN109932966B (en) | Real-time efficient data transmission method based on M-LVDS bus | |
| CN103927285A (en) | High-reliability data transmission method for two-channel serial buses | |
| CN1123168C (en) | Communication method for internal transmission network of measuring and control equipoment | |
| CN105260260A (en) | SPI data transmission device with data check function and data check method | |
| CN105243044A (en) | Serial port based management system and management method | |
| CN109951366A (en) | A kind of Modbus RTU bus control unit and control method | |
| CN111104272A (en) | CAN bus controller testing method based on RX and TX | |
| CN109088763A (en) | A kind of diagnosis of battery management system daisy chain communication failure and processing method | |
| CN104868979A (en) | Data Transmission Method, Device And System | |
| CN105406943A (en) | High-integrity coding method of 1553B bus | |
| US11341842B2 (en) | Metering data management system and computer readable recording medium | |
| CN103577485A (en) | Master and slave mode inquiry system and method | |
| CN106788916B (en) | Data transmission method and data transmission device for bus | |
| CN106911530B (en) | Key test instruction transmission system and method based on serial port redundancy strategy | |
| CN104253667A (en) | System and method for check and feedback of serial synchronous bus for mobile phone platform | |
| CN103346943A (en) | Method and system of data transmission | |
| CN101442380A (en) | Method and apparatus for testing error rate based on high speed serial interface encoded mode | |
| CN113810071B (en) | Self-adaptive line sequence adjusting method, device, equipment, system and storage medium | |
| CN101625666B (en) | Method and system for copying data and writing in parameter information | |
| US6393595B1 (en) | Method of communication with improved acknowledgement of reception | |
| Zhijian | Notice of Retraction: Research and design of 1553B protocol Bus Control Unit | |
| US20170177533A1 (en) | Communication system with train bus architecture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20210629 Address after: Room 10822, block C, Xi'an National Digital publishing base, 996 tianguqi Road, high tech Zone, Xi'an City, Shaanxi Province, 710065 Patentee after: Shaanxi junpan Data Technology Co.,Ltd. Address before: 710072 No. 127 Youyi West Road, Shaanxi, Xi'an Patentee before: Northwestern Polytechnical University |
|
| TR01 | Transfer of patent right |