CN105374332B - liquid crystal display and its source side fan-out area circuit - Google Patents

liquid crystal display and its source side fan-out area circuit Download PDF

Info

Publication number
CN105374332B
CN105374332B CN201510918482.3A CN201510918482A CN105374332B CN 105374332 B CN105374332 B CN 105374332B CN 201510918482 A CN201510918482 A CN 201510918482A CN 105374332 B CN105374332 B CN 105374332B
Authority
CN
China
Prior art keywords
switch
output end
data wire
control signal
out area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510918482.3A
Other languages
Chinese (zh)
Other versions
CN105374332A (en
Inventor
黄笑宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201510918482.3A priority Critical patent/CN105374332B/en
Publication of CN105374332A publication Critical patent/CN105374332A/en
Application granted granted Critical
Publication of CN105374332B publication Critical patent/CN105374332B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A kind of liquid crystal display and its source side fan-out area circuit, source side fan-out area circuit are included jointly by the first switch, second switch, third switch and the 4th switch of control signal control.First switch is connected between the first output end and the first data wire;Second switch is connected between the first output end and the 3rd data wire, and its switch motion is opposite with first switch;3rd switch is connected between the 3rd output end and the first data wire, and its switch motion is opposite with first switch;4th switch is connected between the 3rd output end and the 3rd data wire, and its switch motion is identical with first switch, therefore can change the transmission direction of sub-pixel signal by changing control signal, enables display to support to be particularly shown application.

Description

Liquid crystal display and its source side fan-out area circuit
【Technical field】
The invention relates to field of liquid crystal, is fanned out in particular to a kind of liquid crystal display and its source side Area circuit.
【Background technology】
Thin Film Transistor-LCD (Thin Film Transistor Liquid Crystal Display, TFT- LCD it is) one of major product of current plane display, has become important in present information scientific and technological industry, video product Show tools.As shown in figure 1, the main driving principle of Thin Film Transistor-LCD be by system board by red green/ Blue (R/G/B) compressed signal, control signal and power supply are connected by wire rod with the connection terminal on printed circuit board, data warp After timing controller (Timing Controller, the TCON) processing crossed on printed circuit board 90, through printed circuit board 90 Transmission, by source driving chip 91 and grid drive chip 92 with being connected by the viewing area 93 of scan line and data line definition Connect, so that Thin Film Transistor-LCD obtains required power supply, scanning signal and data-signal.
In general, pixel arrangement in the viewing area 93 of Thin Film Transistor-LCD as shown in Fig. 2 each Pixel P1~Pn by three sub-pixel groups of red, green, blue (R/G/B) into.Under normal circumstances, the scanning of the sub-pixel in horizontal direction Direction is sequentially opened as shown in A1 from pixel P1 →...→ pixel Pn according to scanning signal, and the pixel in each pixel Data are transmitted by R (red) → G (green) → B (indigo plant) order.But under some special applicable cases, such as show Device manufacturer has particular/special requirement to the scanning direction of liquid crystal display, or user needs liquid crystal display being inverted when showing, The scanning direction of sub-pixel in horizontal direction will be as shown in A2, i.e. pixel Pn →...→ pixel P1, in each pixel Pixel data can be then transmitted with B (indigo plant) → G (green) → R (red) order, but the compression letter of the R/G/B due to front end input Number form is still to be set to be transmitted with R (red) → G (green) → B (indigo plant) order, and can so cause should be from R1 The data for being switched to Rn arrive Bn by misinformation, and the data that Bn should be switched to from B1 are misinformated to Rn, cause picture abnormal.
Although part timing controller can support R/B Swap (by R/B data exchange), this measure needs to increase Add extra data processing unit, it will improve the cost of liquid crystal display.
Therefore, it is necessary to a kind of liquid crystal display and its source side fan-out area circuit are provided, deposited with solving prior art The problem of.
【The content of the invention】
The shortcomings that in view of prior art, it is a primary object of the present invention to provide a kind of liquid crystal display and its source side Fan-out area circuit, to improve the problem of existing Thin Film Transistor-LCD does not support R/B Swap.
To reach the object defined above of the present invention, the present invention provides a kind of source side fan-out area circuit, to be connected to one Between source electrode drive circuit and a pel array, the source electrode drive circuit includes the first output end, the second output end and the 3rd Output end, respectively to export sub-pixel data signal, the pel array includes the first data wire, the second data wire and the 3rd Data wire, source side fan-out area circuit include:First switch, it is connected to first output end and the described first number According between line, and according to a control signal on or off;One second switch, it is connected to first output end and described the Between three data wires, and it is opposite with the first switch according to the control signal on or off, its switch motion;One the 3rd Switch, it is connected between the 3rd output end and first data wire, and according to the control signal on or off, Its switch motion is opposite with the first switch;And one the 4th switch, it is connected to the 3rd output end and the described 3rd Between data wire, and it is identical with the first switch according to the control signal on or off, its switch motion.
In one embodiment of this invention, source side fan-out area circuit also includes a connecting line, is connected to described Between second output end and second data wire.
In one embodiment of this invention, when first switch is opened with the 4th switch and second switch and the 3rd switch are closed When, first output end exports a red subpixel data signal to first data wire, the 3rd output end output One blue subpixel data signal is to the 3rd data wire;When first switch and the 4th switch closing and second switch and the 3rd When switch is opened, it is defeated to the 3rd data wire, the described 3rd that first output end exports a red subpixel data signal Go out end one blue subpixel data signal of output to first data wire.
In one embodiment of this invention, the first switch, second switch, third switch are connected jointly with the 4th switch To a control signal end to receive the control signal.
In one embodiment of this invention, the first switch and the 4th switch are nmos pass transistor;Second switch and Three switches are PMOS transistor.
In one embodiment of this invention, the drain electrode of the first switch connects first output end, grid connection institute Control signal end is stated, source electrode connects first data wire;The source electrode of the second switch connects first output end, grid The control signal end is connected, drain electrode connects the 3rd data wire;Source electrode connection the 3rd output of 3rd switch End, grid connect the control signal end, and drain electrode connects first data wire;The drain electrode connection described the of 4th switch Three output ends, grid connect the control signal end, and source electrode connects the 3rd data wire.
The present invention separately provides a kind of liquid crystal display, and it includes:One source electrode drive circuit, include at least one first output End, the second output end and the 3rd output end, respectively exporting sub-pixel data signal;One pel array, include at least 1 One data wire, the second data wire and the 3rd data wire;And a source side fan-out area circuit, it is connected to a source electrode drive circuit Between a pel array, and including:One first switch, its be connected to first output end and first data wire it Between, and according to a control signal on or off;One second switch, it is connected to first output end and the 3rd data Between line, and it is opposite with the first switch according to the control signal on or off, its switch motion;One the 3rd switch, It is connected between the 3rd output end and first data wire, and according to the control signal on or off, it is opened Pass action is opposite with the first switch;And one the 4th switch, it is connected to the 3rd output end and the 3rd data Between line, and it is identical with the first switch according to the control signal on or off, its switch motion.
The present invention mainly sets a source side fan-out area between source electrode drive circuit and the source side of pel array Circuit, being somebody's turn to do the source side fan-out area circuit being made up of several MOS switches can be simply by the output of one control signal of change Voltage realizes R/B Swap, and then can improve the problem of existing Thin Film Transistor-LCD does not support R/B Swap.
【Brief description of the drawings】
Fig. 1 is the driving configuration diagram of existing Thin Film Transistor-LCD.
Fig. 2 is the transmission direction schematic diagram of the pixel data for the viewing area for illustrating Thin Film Transistor-LCD.
Fig. 3 is the circuit diagram of the source side fan-out area circuit of one embodiment of the present invention.
【Embodiment】
To allow above-mentioned purpose, feature and advantage of the present invention to become apparent, present pre-ferred embodiments cited below particularly, and match somebody with somebody Accompanying drawing is closed, is described in detail below.Furthermore the direction term that is previously mentioned of the present invention, for example, " on ", " under ", "front", "rear", " A left side ", " right side ", " interior ", " outer ", " side " etc., only it is the direction with reference to annexed drawings.Therefore, the direction term used be to Illustrate and understand the present invention, and be not used to the limitation present invention.
It refer to shown in Fig. 3, Fig. 3 is the circuit signal of the source side fan-out area circuit of one embodiment of the present invention Figure.The source side fan-out area circuit of the present invention is connected between a source electrode drive circuit and a pel array.It is described Source electrode drive circuit can be a COF (chip on film) encapsulation unit, include at least one first output end Rn, the second output end Gn and the 3rd output end Bn.The first output end Rn, the second output end Gn and the 3rd output end Bn are adjacent to each other, respectively to Export sub-pixel data signal.For example, the first output end Rn, the second output end Gn and the 3rd output end Bn can be used to distinguish Output red sub-pixel data signal, green subpixel data signal and blue subpixel data signal, to form a pixel list The view data of member.The pel array is by a plurality of data lines, a plurality of scan line interlaced with data wire and multiple thin The definition of film transistor unit forms, wherein corresponding to a pixel cell, the data wire includes adjacent at least one first data Line D1, the second data wire D2 and the 3rd data wire D3, to be formed three sub-pixel units with the scan line.
As shown in figure 3, source side fan-out area circuit mainly includes a first switch M1, a second switch M2, one 3rd switch M3 and one the 4th switch M4, the first switch M1, second switch M2, the 3rd switch M3 and the 4th switch M4 are common A control signal end B is connected to, to receive the control signal from control signal end B.Because R/B swap are directed primarily to The exchange of red subpixel data and blue subpixel data, therefore source side fan-out area circuit may also include a connection Line, be directly connected in the second output end Gn and the second data wire D2 for being used for exporting green subpixel data signal it Between.
As shown in figure 3, the first switch M1 is connected between the first output end Rn and the first data wire D1, It can be according to the control signal on or off, whether to determine the red subpixel data signal of the first output end Rn It is transferred to the first data wire D1.In the present embodiment, the first switch M1 is preferably nmos pass transistor, and it drains described in connection First output end Rn, grid connect the control signal end B, and source electrode connects the first data wire D1.
The second switch M2 is connected between the first output end Rn and the 3rd data wire D3, and according to described Control signal on or off.The switch motion of the second switch M2 is with the first switch M1 on the contrary, for example described second It can be PMOS transistor to switch M2, and the switch motion different from the first switch M1 can be presented according to same control signal, Now the source electrode of the second switch M2 connects the first output end Rn, and grid connects the control signal end B, drain electrode connection The 3rd data wire D3.
The 3rd switch M3 is connected between the 3rd output end Bn and the first data wire D1, and according to described Control signal on or off.The switch motion of the 3rd switch M3 is also with the first switch M1 on the contrary, for example described the Three switch M3 can be PMOS transistor, the switch different from the first switch M1 can be presented according to same control signal and move Make, now the source electrode of the 3rd switch M3 connects the 3rd output end Bn, and grid connects the control signal end B, drain electrode Then connect the first data wire D1.
The 4th switch M4 is connected between the 3rd output end Bn and the 3rd data wire D3, and also according to The control signal on or off.The switch motion of the 4th switch M4 is identical with the first switch M1, that is to say, that The 4th switch M4 can be a nmos pass transistor, and the now drain electrode of the 4th switch M4 connects the 3rd output end Bn, Grid connects the control signal end B, and source electrode connects the 3rd data wire D3.
Because the first switch M1 is identical with the 4th switch M4 switch motion, opened different from second switch M2 with the 3rd M3 switch motion is closed, therefore, in the case where being controlled by same control signal, when the switch M4 unlatchings of first switch M1 and the 4th and second When switching M2 with the 3rd switch M3 closings, the first output end Rn will export the red subpixel data signal to described First data wire D1, the 3rd output end Bn will export the blue subpixel data signal to the 3rd data wire D3.Now, the pixel data in a pixel is transmitted by R (red) → G (green) → B (indigo plant) order.Opposite, work as institute State control signal change so that when the switches of first switch M1 and the 4th M4 is closed and the switches of second switch M2 and the 3rd M3 is opened, The first output end Rn will export the red subpixel data signal to the 3rd data wire D3, the 3rd output End Bn will export the blue subpixel data signal to the first data wire D1.Now, the sub-pixel in a pixel Data will convert to be transmitted with B (indigo plant) → G (green) → R (red) order.
Therefore, user can be simply by the output voltage of change control signal, to realize the electricity of sub-pixel data exchange Road function.Because the switch element for forming source side fan-out area circuit can be made in the lump when shaping picture element array structure Make, therefore the present invention need not increase the technique effect that extra data processing unit can reach R/B swap, and then can be Do not increase the versatility that product is improved on the basis of cost, finally improve product competitiveness.
The present invention also provides a kind of liquid crystal display device, include source electrode drive circuit as described above, pel array with And source side fan-out area circuit.
Present invention also offers including source electrode drive circuit as described above, pel array and source side fan-out area electricity The liquid crystal display device on road, its concrete structure described in the circuit of above-mentioned source side fan-out area, repeat no more.
In summary, the present invention mainly discontinuous grid line segment is first made in gate electrode forming step, afterwards then at The bridgeware for the grid line segment for being connected adjacent is shaped in the forming step of data wire and drain/source metal level simultaneously, bridgeware is adopted It is made of low impedance metal material so that the overall impedance of gate electrode line declines, and then can improve existing LTPS film crystals The problem of signal RC delays of tube elements, and then increase the response speed of liquid crystal display panel, be advantageous to high score The exploitation of resolution, large-sized LPTS panels.
The present invention is described by above-mentioned related embodiment, but above-described embodiment is only the example for implementing the present invention. It must be noted that, it has been disclosed that embodiment be not limiting as the scope of the present invention.On the contrary, it is contained in the spirit of claims And the modification of scope and impartial setting are included in the scope of the present invention.

Claims (10)

  1. A kind of 1. source side fan-out area circuit, it is characterised in that:Source side fan-out area circuit is connected to source electrode drive It is dynamic that the source electrode drive circuit includes the first output end, the second output end and the 3rd output end between circuit and a pel array, Respectively to export sub-pixel data signal, the pel array includes the first data wire, the second data wire and the 3rd data wire, Source side fan-out area circuit includes:
    First switch, it is connected between first output end and first data wire, and is turned on according to a control signal Or shut-off;
    One second switch, it is connected between first output end and the 3rd data wire, and according to the control signal On or off, its switch motion are opposite with the first switch;
    One the 3rd switch, it is connected between the 3rd output end and first data wire, and according to the control signal On or off, its switch motion are opposite with the first switch;And
    One the 4th switch, it is connected between the 3rd output end and the 3rd data wire, and according to the control signal On or off, its switch motion are identical with the first switch.
  2. 2. source side fan-out area as claimed in claim 1 circuit, it is characterised in that:Also include a connecting line, be connected to institute State between the second output end and second data wire.
  3. 3. source side fan-out area as claimed in claim 1 circuit, it is characterised in that:When first switch and the 4th switch are opened And when second switch and the 3rd switch closing, first output end exports a red subpixel data signal to the described first number According to line, the 3rd output end exports a blue subpixel data signal to the 3rd data wire;When first switch and the 4th When switch is closed and second switch and the 3rd switch are opened, first output end exports a red subpixel data signal to institute The 3rd data wire is stated, the 3rd output end exports a blue subpixel data signal to first data wire.
  4. 4. source side fan-out area as claimed in claim 1 circuit, it is characterised in that:The first switch, second switch, Three switches are commonly connected to a control signal end to receive the control signal with the 4th switch.
  5. 5. source side fan-out area as claimed in claim 4 circuit, it is characterised in that:The first switch switchs with the 4th Nmos pass transistor;Second switch and the 3rd switch are PMOS transistor.
  6. 6. source side fan-out area as claimed in claim 5 circuit, it is characterised in that:The drain electrode connection institute of the first switch The first output end is stated, grid connects the control signal end, and source electrode connects first data wire;The source electrode of the second switch First output end is connected, grid connects the control signal end, and drain electrode connects the 3rd data wire;3rd switch Source electrode connect the 3rd output end, grid connects the control signal end, and drain electrode connects first data wire;Described The drain electrode of four switches connects the 3rd output end, and grid connects the control signal end, and source electrode connects the 3rd data wire.
  7. A kind of 7. liquid crystal display, it is characterised in that:Including:
    One source electrode drive circuit, comprising at least one first output end, the second output end and the 3rd output end, respectively exporting son Pixel data signal;
    One pel array, include at least one first data wire, the second data wire and the 3rd data wire;And
    One source side fan-out area circuit, is connected between a source electrode drive circuit and a pel array, and including:
    One first switch, it is connected between first output end and first data wire, and led according to a control signal Logical or shut-off;
    One second switch, it is connected between first output end and the 3rd data wire, and according to the control signal On or off, its switch motion are opposite with the first switch;
    One the 3rd switch, it is connected between the 3rd output end and first data wire, and according to the control signal On or off, its switch motion are opposite with the first switch;And
    One the 4th switch, it is connected between the 3rd output end and the 3rd data wire, and according to the control signal On or off, its switch motion are identical with the first switch.
  8. 8. liquid crystal display as claimed in claim 7, it is characterised in that:Source side fan-out area circuit also includes one and connected Wiring, it is connected between second output end and second data wire.
  9. 9. liquid crystal display as claimed in claim 7, it is characterised in that:When first switch and the 4th switch unlatching and second are opened When closing with the 3rd switch closing, first output end exports a red subpixel data signal to first data wire, institute State the 3rd output end and export a blue subpixel data signal to the 3rd data wire;When first switch and the 4th switch are closed And when second switch and the 3rd switch unlatching, first output end exports a red subpixel data signal to the described 3rd number According to line, the 3rd output end exports a blue subpixel data signal to first data wire.
  10. 10. liquid crystal display as claimed in claim 7, it is characterised in that:The first switch, second switch, third switch A control signal end is commonly connected to receive the control signal with the 4th switch.
CN201510918482.3A 2015-12-10 2015-12-10 liquid crystal display and its source side fan-out area circuit Active CN105374332B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510918482.3A CN105374332B (en) 2015-12-10 2015-12-10 liquid crystal display and its source side fan-out area circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510918482.3A CN105374332B (en) 2015-12-10 2015-12-10 liquid crystal display and its source side fan-out area circuit

Publications (2)

Publication Number Publication Date
CN105374332A CN105374332A (en) 2016-03-02
CN105374332B true CN105374332B (en) 2017-11-17

Family

ID=55376466

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510918482.3A Active CN105374332B (en) 2015-12-10 2015-12-10 liquid crystal display and its source side fan-out area circuit

Country Status (1)

Country Link
CN (1) CN105374332B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105609082A (en) * 2016-03-30 2016-05-25 深圳市华星光电技术有限公司 Data driver and liquid crystal display comprising same
CN107146587A (en) * 2017-06-21 2017-09-08 昆山龙腾光电有限公司 Source electrode drive circuit and display panel

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100256615B1 (en) * 1997-12-31 2000-05-15 윤종용 Apparatus for measuring ingress noise in data communication network using catv network
JP4362973B2 (en) * 2000-12-18 2009-11-11 ソニー株式会社 Voltage level conversion circuit
JP4091785B2 (en) * 2001-12-13 2008-05-28 三菱電機株式会社 Semiconductor circuit
JP3791452B2 (en) * 2002-05-02 2006-06-28 ソニー株式会社 Display device, driving method thereof, and portable terminal device
CN201159815Y (en) * 2008-03-13 2008-12-03 天津力伟创科技有限公司 LCOS image element unit circuit based on complementary MOS transistor
CN102117602A (en) * 2009-12-31 2011-07-06 上海天马微电子有限公司 Drive structure of display panel
US20130328758A1 (en) * 2012-06-08 2013-12-12 Apple Inc. Differential active-matrix displays
JP6216129B2 (en) * 2013-03-14 2017-10-18 シナプティクス・ジャパン合同会社 Gate driver circuit and display device
JP2014182333A (en) * 2013-03-21 2014-09-29 Pixtronix Inc Display device
CN103944553B (en) * 2014-04-18 2017-10-24 京东方科技集团股份有限公司 A kind of output buffer, gate driving circuit and its control method

Also Published As

Publication number Publication date
CN105374332A (en) 2016-03-02

Similar Documents

Publication Publication Date Title
CN108335663A (en) The driving method and display panel of display panel, display device
US9672776B2 (en) Driving circuits of liquid crystal panel and liquid crystal devices
US20180261180A1 (en) Display panel, driving method thereof and display device
CN105810173A (en) Multiplexing display driving circuit
CN103208250A (en) Drive circuit, drive method and display device
CN104714318A (en) Liquid crystal display and method for driving the same
CN101221337A (en) Array substrate of LCD device and its driving method
CN104766564A (en) Display panel and driving method and display device thereof
CN106896547A (en) The drive circuit and liquid crystal display of a kind of liquid crystal display panel
CN104464595A (en) Scan drive circuit and display device
CN101807383B (en) Liquid crystal display and driving method thereof
TW201322227A (en) Display panel and source driving structure thereof
CN102856321B (en) Thin film transistor array substrate and display device
CN102621751A (en) Liquid crystal display panel and drive method thereof as well as liquid crystal display device
CN104880875A (en) Array substrate and liquid-crystal display panel
KR20200003069A (en) Scan Drive Circuitry, Array Boards and Display Panels
CN107195265A (en) Gate drivers and the display device including gate drivers
CN103592800A (en) Liquid crystal display panel and liquid crystal display device
CN105761690B (en) The driving method of display panel and display device including it
US9524685B2 (en) Display apparatus and method for driving the same
CN103544926A (en) Liquid crystal display panel and display device
CN107644627A (en) Display control apparatus and display module
CN101908327A (en) LCoS display charge sharing system and sharing method thereof
CN101281739B (en) Crystal display device and driving method thereof
CN106094383A (en) A kind of array base palte wire structures, display panels and liquid crystal display

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant