CN105357416A - High-definition image processing system based on coupled circuit and level conversion circuit - Google Patents
High-definition image processing system based on coupled circuit and level conversion circuit Download PDFInfo
- Publication number
- CN105357416A CN105357416A CN201510852262.5A CN201510852262A CN105357416A CN 105357416 A CN105357416 A CN 105357416A CN 201510852262 A CN201510852262 A CN 201510852262A CN 105357416 A CN105357416 A CN 105357416A
- Authority
- CN
- China
- Prior art keywords
- triode
- pole
- electric capacity
- circuit
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a high-definition image processing system based on a coupled circuit and a level conversion circuit. The system is characterized by mainly comprising a singlechip, a signal processing unit, a memory, the coupled circuit, an image coder connected with the signal processing unit, a conversion unit connected with the image coder, an image signal acquisition unit connected with the conversion unit, a decoder connected with the coupled circuit, the level conversion circuit connected with the decoder and a display connected with the level conversion circuit, wherein the signal processing unit, the memory and the coupled circuit are respectively connected with the singlechip. The coupled circuit can quickly transmit huge image signals, so that the signal transmission efficiency is improved. Meanwhile, the level conversion circuit can convert a level into a voltage suitable for the display, so that the display can work more stably.
Description
Technical field
The present invention relates to image processing field, specifically refer to a kind of high-definition image treatment system based on coupling circuit and level shifting circuit.
Background technology
Along with the living standard of people improves constantly, video camera has become amusement equipment important in people's life, can record the drop in oneself life by video camera people.But people are when reviewing video recording, because existing image processing system easily causes picture signal distortion when processing picture signal, so it is unintelligible to cause video recording to be play, have a strong impact on the viewing effect of people to video recording.
Summary of the invention
The object of the invention is to overcome existing image processing system easily causes picture signal distortion defect when processing picture signal, a kind of high-definition image treatment system based on coupling circuit and level shifting circuit is provided.
Object of the present invention is achieved through the following technical solutions: a kind of high-definition image treatment system based on coupling circuit and level shifting circuit, primarily of single-chip microcomputer, the signal processing unit be connected with single-chip microcomputer respectively, memory and coupling circuit, the image encoder be connected with signal processing unit, the converting unit be connected with image encoder, the picture signal collecting unit be connected with converting unit, the decoder be connected with coupling circuit, the level shifting circuit be connected with decoder, and the display be connected with level shifting circuit forms.
Further, described coupling circuit is by triode VT9, triode VT8, triode VT7, amplifier P2, negative pole is connected with the base stage of triode VT9, positive pole then forms the electric capacity C11 of the input of this coupling circuit, one end is connected with the base stage of triode VT9, the resistance R17 of other end ground connection, negative pole is connected with the collector electrode of triode VT8, the electric capacity C12 that positive pole is connected with the base stage of triode VT9 after resistance R16, be serially connected in the resistance R18 between the positive pole of electric capacity C12 and the base stage of triode VT8, be serially connected in the resistance R19 between the emitter of triode VT9 and the emitter of triode VT8, N pole is connected with the emitter of triode VT9, the diode D8 of P pole ground connection, be serially connected in the resistance R21 between the P pole of diode D8 and the emitter of triode VT7, N pole is connected with the base stage of triode VT7, the diode D9 that P pole is then connected with the negative pole of amplifier P2, be serially connected in the resistance R20 between the output of amplifier P2 and the positive pole of electric capacity C12, and positive pole is connected with the output of amplifier P2, the electric capacity C13 that negative pole then forms the output of this coupling circuit forms, the collector electrode of described triode VT9 is connected with the base stage of triode VT8, the positive pole of described amplifier P2 is connected with the emitter of triode VT8, its negative pole is then connected with the P pole of diode D8, its output is then connected with the collector electrode of triode VT7, the positive pole of described electric capacity C12 also connects 15V voltage, the input of described coupling circuit is connected with single-chip microcomputer, its output is then connected with decoder.
Described level shifting circuit is by triode VT5, triode VT6, unidirectional thyristor D6, NAND gate P1, negative pole is connected with the base stage of triode VT5, positive pole then forms the polar capacitor C7 of the input of this level shifting circuit jointly with the base stage of triode VT6, P pole is connected with the base stage of triode VT5, the voltage stabilizing didoe D4 that N pole is then connected with the emitter of triode VT5, the resistance R10 be in parallel with voltage stabilizing didoe D4, N pole is connected with the P pole of unidirectional thyristor D6 after resistance R12, the voltage stabilizing didoe D5 that P pole is then connected with the emitter of triode VT6, be serially connected in the resistance R14 between the base stage of triode VT6 and emitter, one end is connected with the collector electrode of triode VT6, the resistance R13 that the other end is then connected with the N pole of voltage stabilizing didoe D5, one end is connected with the collector electrode of triode VT5, the resistance R11 that the other end is then connected with the N pole of voltage stabilizing didoe D5, positive pole is connected with the control end of unidirectional thyristor D6, the electric capacity C10 that negative pole is then connected with the negative pole of NAND gate P1 after resistance R15, N pole is connected with the output of NAND gate P1, the diode D7 that P pole is then connected with the emitter of triode VT5 after electric capacity C8, and form with the electric capacity C9 that electric capacity C8 is in parallel, the output of described NAND gate P1 jointly forms the output of this level shifting circuit with the emitter of triode VT5 and is connected with display, and the positive pole of this NAND gate P1 is then connected with the N pole of unidirectional thyristor D6, the emitter of described triode VT6 is connected with the negative pole of electric capacity C10, the input of described level shifting circuit is connected with decoder.
Described signal processing unit by emitter differential amplifier circuit, the compensating circuit be connected with emitter differential amplifier circuit, and the constant voltage circuit be connected with compensating circuit respectively and RC filter circuit form; The input of described emitter differential amplifier circuit is connected with image encoder, and the output of this RC filter circuit is then connected with single-chip microcomputer.
Described emitter differential amplifier circuit is by triode VT1, amplifier P, N pole is connected with the collector electrode of triode VT1, the voltage stabilizing didoe D1 of P pole ground connection, positive pole is connected with the emitter of triode VT1 after resistance R2, the electric capacity C1 that negative pole is then connected with the positive pole of amplifier P, be serially connected in the resistance R3 between the negative pole of amplifier P and output, positive pole is connected with the collector electrode of triode VT1 after resistance R1, negative pole is then in turn through electric capacity C3 that resistance R5 is connected with the output of amplifier P after resistance R4, and form with the electric capacity C2 that resistance R4 is in parallel, the output of described amplifier P, the base stage of triode VT1 are all connected with compensating circuit with the positive pole of electric capacity C3, the plus earth of described electric capacity C1, the positive pole of electric capacity C3 then forms the input of this emitter differential amplifier circuit jointly with the positive pole of electric capacity C1.
Described compensating circuit is by process chip U, triode VT2, the diode D2 that N pole is connected with the base stage of triode VT2, P pole is then connected with the CS pin of process chip U, be serially connected in the resistance R6 between the positive pole of electric capacity C3 and the collector electrode of triode VT2, N pole is connected with the collector electrode of triode VT2, the voltage stabilizing didoe D3 of P pole ground connection, and while positive pole is connected with the RL pin of process chip U, negative pole is then connected with the GATE pin of process chip U, the electric capacity C4 of ground connection forms; The LD pin of described process chip U is connected with the output of amplifier P, its GND pin ground connection, its VIN pin is then connected with constant voltage circuit, PWM pin is then connected with RC filter circuit, ROTP pin is then connected with the emitter of triode VT2; The base stage of described triode VT2 is connected with the base stage of triode VT1; The positive pole of described electric capacity C3 is also connected with RC filter circuit.
Described constant voltage circuit is by triode VT3, triode VT4, be serially connected in the resistance R9 between the base stage of triode VT3 and the collector electrode of triode VT4, positive pole be connected with the base stage of triode VT4, the electric capacity C6 of minus earth, and to form with the resistance R8 that electric capacity C6 is in parallel; The collector electrode of described triode VT4 connects 15V voltage, its emitter is then connected with the negative pole of electric capacity C6, its base stage is then connected with the emitter of triode VT3; The collector electrode of described triode VT3 is then connected with the VIN pin of process chip U.
The electric capacity C5 that described RC filter circuit is connected with the positive pole of electric capacity C3 by positive pole, negative pole is then connected with the PWM pin of process chip U, and form with the resistance R7 that electric capacity C5 is in parallel; The positive pole of described electric capacity C5 and negative pole then form the output of this RC filter circuit jointly.
Described process chip U is AX9021 integrated chip.
The present invention comparatively prior art compares, and has the following advantages and beneficial effect:
(1) the present invention can carry out distortionless amplification to the picture signal collected by signal processing unit, and it can also filter picture noise in addition, thus it is more clear that image can be made to play.
(2) structure of the present invention is simple, volume is little, is convenient to extensive popularization.
(3) the present invention is provided with level shifting circuit, and this level shifting circuit can be the voltage being applicable to display level conversion, thus the work making display more stable.
(4) the present invention is provided with coupling circuit, and it can transmit huge picture signal fast, thus improves the efficiency of Signal transmissions of the present invention.
Accompanying drawing explanation
Fig. 1 is overall structure block diagram of the present invention.
Fig. 2 is the circuit structure diagram of signal processing unit of the present invention.
Fig. 3 is the structure chart of level shifting circuit of the present invention.
Fig. 4 is the structure chart of coupling circuit of the present invention.
Embodiment
Below in conjunction with embodiment, the present invention is described in further detail, but embodiments of the present invention are not limited to this.
Embodiment
As shown in Figure 1, high-definition image treatment system based on coupling circuit and level shifting circuit of the present invention, primarily of single-chip microcomputer, the signal processing unit be connected with single-chip microcomputer respectively, memory and coupling circuit, the image encoder be connected with signal processing unit, the converting unit be connected with image encoder, the picture signal collecting unit be connected with converting unit, the decoder be connected with coupling circuit, the level shifting circuit be connected with decoder, and the display be connected with level shifting circuit forms.
Wherein, picture signal collecting unit is used for gathering picture signal, and its HMP-I image series acquisition module that Beijing Run Guangkaiqin development in science and technology Co., Ltd can be selected to produce realizes.Converting unit is used for being converted to digital electric signal to the picture signal that picture signal collecting unit collects, and it adopts existing analog-to-digital conversion module to realize.Image encoder is used for compressing image, its APG-DVS-3704FD-B type video encoder preferentially using Shanghai Ai Puhuadun Science and Technology Ltd. to produce.Signal processing unit is used for processing picture signal.Single-chip microcomputer is then as control centre of the present invention, and the TMS320C6211 type high speed numerical processor that it preferentially adopts Texas Instrument to produce realizes.Coupling circuit then can improve image transmitting efficiency.Decoder is then for carrying out decompress(ion) to image, and its APG-DVD-3909HD-5U type Video Decoder preferentially adopting Shanghai Ai Puhuadun Science and Technology Ltd. to produce realizes.Level shifting circuit is used for changing voltage, and memory is used for storing image, and display is then for showing image, and this memory and display all adopt existing technology to realize.
As shown in Figure 2, this signal processing unit by emitter differential amplifier circuit, the compensating circuit be connected with emitter differential amplifier circuit, and the constant voltage circuit be connected with compensating circuit respectively and RC filter circuit form.The input of described emitter differential amplifier circuit is connected with image encoder, and the output of this RC filter circuit is then connected with single-chip microcomputer.
Described emitter differential amplifier circuit can carry out distortionless amplification to picture signal, and it is by triode VT1, amplifier P, resistance R1, resistance R2, resistance R3, resistance R4, resistance R5, electric capacity C1, electric capacity C2, electric capacity C3, and voltage stabilizing didoe D1 forms.
During connection, the N pole of voltage stabilizing didoe D1 is connected with the collector electrode of triode VT1, its P pole ground connection.The positive pole of electric capacity C1 is connected with the emitter of triode VT1 after resistance R2, its negative pole is then connected with the positive pole of amplifier P.Between the negative pole that resistance R3 is then serially connected in amplifier P and output.The positive pole of electric capacity C3 is connected with the collector electrode of triode VT1 after resistance R1, its negative pole is connected with the positive pole of electric capacity C2 after resistance R5.The negative pole of described electric capacity C2 is then connected with the output of amplifier P; Resistance R4 is then in parallel with electric capacity C2.The output of described amplifier P, the base stage of triode VT1 are all connected with compensating circuit with the positive pole of electric capacity C3.The plus earth of described electric capacity C1, the positive pole of electric capacity C3 then forms the input of this emitter differential amplifier circuit jointly with the positive pole of electric capacity C1.
Wherein, triode VT1, resistance R1 and resistance R2 form biasing circuit, and it can guarantee that picture signal is undistorted after amplification, and voltage stabilizing didoe D1 then can protect triode VT1.
Emitter differential amplifier circuit can make picture signal occur certain Frequency Shift when carrying out amplification process to picture signal, make emitter differential amplifier circuit job insecurity, even vibrate, described compensating circuit then can carry out phase compensation to picture signal, makes the work of emitter differential amplifier circuit more stable.This emitter differential amplifier circuit is by process chip U, and triode VT2, electric capacity C4, diode D2, voltage stabilizing didoe D3 and resistance R6 form.
During connection, the N pole of this diode D2 is connected with the base stage of triode VT2, its P pole is then connected with the CS pin of process chip U.Resistance R6 is then serially connected between the positive pole of electric capacity C3 and the collector electrode of triode VT2.The N pole of voltage stabilizing didoe D3 is connected with the collector electrode of triode VT2, its P pole ground connection.Ground connection while the positive pole of electric capacity C4 is connected with the RL pin of process chip U, its negative pole is then connected with the GATE pin of process chip U.
Meanwhile, the LD pin of described process chip U is connected with the output of amplifier P, its GND pin ground connection, its VIN pin is then connected with constant voltage circuit, PWM pin is then connected with RC filter circuit, ROTP pin is then connected with the emitter of triode VT2.The base stage of described triode VT2 is connected with the base stage of triode VT1; The positive pole of described electric capacity C3 is also connected with RC filter circuit.In order to reach better implementation result, described process chip U is preferably AX9021 integrated chip to realize.
Described constant voltage circuit can provide stable operating voltage to signal processing unit, and it is by triode VT3, triode VT4, resistance R8, and resistance R9 and electric capacity C6 forms.Described resistance R9 is serially connected between the base stage of triode VT3 and the collector electrode of triode VT4.The positive pole of electric capacity C6 is connected with the base stage of triode VT4, its minus earth.Resistance R8 is then in parallel with electric capacity C6.The collector electrode of described triode VT4 connects 15V voltage, its emitter is then connected with the negative pole of electric capacity C6, its base stage is then connected with the emitter of triode VT3.The collector electrode of described triode VT3 is then connected with the VIN pin of process chip U.
Described RC filter circuit can filter the image noise in picture signal, the electric capacity C5 that it is connected with the positive pole of electric capacity C3 by positive pole, negative pole is then connected with the PWM pin of process chip U, and forms with the resistance R7 that electric capacity C5 is in parallel.The positive pole of described electric capacity C5 then jointly forms the output of this RC filter circuit with negative pole and is connected with single-chip microcomputer.
As shown in Figure 3, described level shifting circuit can be the voltage being applicable to display voltage transitions, and it is by triode VT5, triode VT6, unidirectional thyristor D6, NAND gate P1, resistance R10, resistance R11, resistance R12, resistance R13, resistance R14, resistance R15, polar capacitor C7, electric capacity C8, electric capacity C9, electric capacity C10, voltage stabilizing didoe D4, voltage stabilizing didoe D5, and diode D7 forms.
Wherein, the negative pole of polar capacitor C7 is connected with the base stage of triode VT5, its positive pole then jointly forms the input of this level shifting circuit with the base stage of triode VT6 and be connected with decoder.The P pole of voltage stabilizing didoe D4 is connected with the base stage of triode VT5, its N pole is then connected with the emitter of triode VT5.Resistance R10 is then in parallel with voltage stabilizing didoe D4.The N pole of voltage stabilizing didoe D5 is connected with the P pole of unidirectional thyristor D6 after resistance R12, its P pole is then connected with the emitter of triode VT6.Between the base stage that resistance R14 is serially connected in triode VT6 and emitter.One end of resistance R13 is connected with the collector electrode of triode VT6, its other end is then connected with the N pole of voltage stabilizing didoe D5.One end of resistance R11 is connected with the collector electrode of triode VT5, its other end is then connected with the N pole of voltage stabilizing didoe D5.The positive pole of electric capacity C10 is connected with the control end of unidirectional thyristor D6, its negative pole is then connected with the negative pole of NAND gate P1 after resistance R15.The N pole of diode D7 is connected with the output of NAND gate P1, its P pole is then connected with the negative pole of electric capacity C8.The positive pole of described electric capacity C8 is then connected with the emitter of triode VT5.The positive pole of electric capacity C9 is connected with the positive pole of electric capacity C8, its negative pole is then connected with the negative pole of electric capacity C8.The output of described NAND gate P1 jointly forms the output of this level shifting circuit with the emitter of triode VT5 and is connected with display, and the positive pole of this NAND gate P1 is then connected with the N pole of unidirectional thyristor D6.The emitter of described triode VT6 is connected with the negative pole of electric capacity C10.
As shown in Figure 4, described coupling circuit by triode VT9, triode VT8, triode VT7, amplifier P2, resistance R16, resistance R17, resistance R18, resistance R19, resistance R20, resistance R21, electric capacity C11, electric capacity C12, electric capacity C13, diode D8 and diode D9 form.
The negative pole of electric capacity C11 is connected with the base stage of triode VT9, its positive pole then forms the input of this coupling circuit and is connected with single-chip microcomputer.One end of resistance R17 is connected with the base stage of triode VT9, its other end ground connection.The negative pole of electric capacity C12 is connected with the collector electrode of triode VT8, its positive pole is connected with the base stage of triode VT9 after resistance R16.Resistance R18 is serially connected between the positive pole of electric capacity C12 and the base stage of triode VT8.Resistance R19 is serially connected between the emitter of triode VT9 and the emitter of triode VT8.The N pole of diode D8 is connected with the emitter of triode VT9, its P pole ground connection.Resistance R21 is serially connected between the P pole of diode D8 and the emitter of triode VT7.The N pole of diode D9 is connected with the base stage of triode VT7, its P pole is then connected with the negative pole of amplifier P2.Resistance R20 is serially connected between the output of amplifier P2 and the positive pole of electric capacity C12.The positive pole of electric capacity C13 is connected with the output of amplifier P2, its negative pole then forms the output of this coupling circuit and is connected with decoder.
The collector electrode of described triode VT9 is connected with the base stage of triode VT8; The positive pole of described amplifier P2 is connected with the emitter of triode VT8, its negative pole is then connected with the P pole of diode D8, its output is then connected with the collector electrode of triode VT7.The positive pole of described electric capacity C12 also connects 15V voltage.
Wherein, triode VT9, resistance R18, resistance R16, resistance R17 and diode D8 form first order amplifying circuit.Triode VT8, electric capacity C12 and resistance R19 then form second level amplifying circuit.The collector electrode of triode VT9 is connected with the base stage of triode VT8 and forms direct-coupling structure, and resistance R18 is then the biasing resistor of second level amplifying circuit.Amplifier P2, triode VT7 and diode D9 then form compensating circuit, and it can avoid picture signal to occur loss in transmitting procedure.
During work, picture signal collecting unit gathers picture signal and is transferred to converting unit and is converted to digital electric signal, image encoder sends signal processing unit to after image is compressed, single-chip microcomputer is sent to after picture signal being processed by signal processing unit, single-chip microcomputer sends to memory storage after identifying picture signal, simultaneously, picture signal also flows to decoder and carries out decompress(ion) after coupling circuit, and the picture signal after decompress(ion) is play by display after level shifting circuit conversion again.
As mentioned above, just well the present invention can be implemented.
Claims (9)
1. the high-definition image treatment system based on coupling circuit and level shifting circuit, it is characterized in that, primarily of single-chip microcomputer, the signal processing unit be connected with single-chip microcomputer respectively, memory and coupling circuit, the image encoder be connected with signal processing unit, the converting unit be connected with image encoder, the picture signal collecting unit be connected with converting unit, the decoder be connected with coupling circuit, the level shifting circuit be connected with decoder, and the display be connected with level shifting circuit forms.
2. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 1, it is characterized in that, described coupling circuit is by triode VT9, triode VT8, triode VT7, amplifier P2, negative pole is connected with the base stage of triode VT9, positive pole then forms the electric capacity C11 of the input of this coupling circuit, one end is connected with the base stage of triode VT9, the resistance R17 of other end ground connection, negative pole is connected with the collector electrode of triode VT8, the electric capacity C12 that positive pole is connected with the base stage of triode VT9 after resistance R16, be serially connected in the resistance R18 between the positive pole of electric capacity C12 and the base stage of triode VT8, be serially connected in the resistance R19 between the emitter of triode VT9 and the emitter of triode VT8, N pole is connected with the emitter of triode VT9, the diode D8 of P pole ground connection, be serially connected in the resistance R21 between the P pole of diode D8 and the emitter of triode VT7, N pole is connected with the base stage of triode VT7, the diode D9 that P pole is then connected with the negative pole of amplifier P2, be serially connected in the resistance R20 between the output of amplifier P2 and the positive pole of electric capacity C12, and positive pole is connected with the output of amplifier P2, the electric capacity C13 that negative pole then forms the output of this coupling circuit forms, the collector electrode of described triode VT9 is connected with the base stage of triode VT8, the positive pole of described amplifier P2 is connected with the emitter of triode VT8, its negative pole is then connected with the P pole of diode D8, its output is then connected with the collector electrode of triode VT7, the positive pole of described electric capacity C12 also connects 15V voltage, the input of described coupling circuit is connected with single-chip microcomputer, its output is then connected with decoder.
3. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 2, it is characterized in that, described level shifting circuit is by triode VT5, triode VT6, unidirectional thyristor D6, NAND gate P1, negative pole is connected with the base stage of triode VT5, positive pole then forms the polar capacitor C7 of the input of this level shifting circuit jointly with the base stage of triode VT6, P pole is connected with the base stage of triode VT5, the voltage stabilizing didoe D4 that N pole is then connected with the emitter of triode VT5, the resistance R10 be in parallel with voltage stabilizing didoe D4, N pole is connected with the P pole of unidirectional thyristor D6 after resistance R12, the voltage stabilizing didoe D5 that P pole is then connected with the emitter of triode VT6, be serially connected in the resistance R14 between the base stage of triode VT6 and emitter, one end is connected with the collector electrode of triode VT6, the resistance R13 that the other end is then connected with the N pole of voltage stabilizing didoe D5, one end is connected with the collector electrode of triode VT5, the resistance R11 that the other end is then connected with the N pole of voltage stabilizing didoe D5, positive pole is connected with the control end of unidirectional thyristor D6, the electric capacity C10 that negative pole is then connected with the negative pole of NAND gate P1 after resistance R15, N pole is connected with the output of NAND gate P1, the diode D7 that P pole is then connected with the emitter of triode VT5 after electric capacity C8, and form with the electric capacity C9 that electric capacity C8 is in parallel, the output of described NAND gate P1 jointly forms the output of this level shifting circuit with the emitter of triode VT5 and is connected with display, and the positive pole of this NAND gate P1 is then connected with the N pole of unidirectional thyristor D6, the emitter of described triode VT6 is connected with the negative pole of electric capacity C10, the input of described level shifting circuit is connected with decoder.
4. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 3, it is characterized in that, described signal processing unit is by emitter differential amplifier circuit, the compensating circuit be connected with emitter differential amplifier circuit, and the constant voltage circuit be connected with compensating circuit respectively and RC filter circuit form; The input of described emitter differential amplifier circuit is connected with image encoder, and the output of this RC filter circuit is then connected with single-chip microcomputer.
5. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 4, it is characterized in that, described emitter differential amplifier circuit is by triode VT1, amplifier P, N pole is connected with the collector electrode of triode VT1, the voltage stabilizing didoe D1 of P pole ground connection, positive pole is connected with the emitter of triode VT1 after resistance R2, the electric capacity C1 that negative pole is then connected with the positive pole of amplifier P, be serially connected in the resistance R3 between the negative pole of amplifier P and output, positive pole is connected with the collector electrode of triode VT1 after resistance R1, negative pole is then in turn through electric capacity C3 that resistance R5 is connected with the output of amplifier P after resistance R4, and form with the electric capacity C2 that resistance R4 is in parallel, the output of described amplifier P, the base stage of triode VT1 are all connected with compensating circuit with the positive pole of electric capacity C3, the plus earth of described electric capacity C1, the positive pole of electric capacity C3 then forms the input of this emitter differential amplifier circuit jointly with the positive pole of electric capacity C1.
6. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 5, it is characterized in that, described compensating circuit is by process chip U, triode VT2, N pole is connected with the base stage of triode VT2, the diode D2 that P pole is then connected with the CS pin of process chip U, be serially connected in the resistance R6 between the positive pole of electric capacity C3 and the collector electrode of triode VT2, N pole is connected with the collector electrode of triode VT2, the voltage stabilizing didoe D3 of P pole ground connection, and positive pole is connected with the RL pin of process chip U, while negative pole is then connected with the GATE pin of process chip U, the electric capacity C4 of ground connection forms, the LD pin of described process chip U is connected with the output of amplifier P, its GND pin ground connection, its VIN pin is then connected with constant voltage circuit, PWM pin is then connected with RC filter circuit, ROTP pin is then connected with the emitter of triode VT2, the base stage of described triode VT2 is connected with the base stage of triode VT1, the positive pole of described electric capacity C3 is also connected with RC filter circuit.
7. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 6, it is characterized in that, described constant voltage circuit is by triode VT3, triode VT4, be serially connected in the resistance R9 between the base stage of triode VT3 and the collector electrode of triode VT4, positive pole is connected with the base stage of triode VT4, the electric capacity C6 of minus earth, and forms with the resistance R8 that electric capacity C6 is in parallel; The collector electrode of described triode VT4 connects 15V voltage, its emitter is then connected with the negative pole of electric capacity C6, its base stage is then connected with the emitter of triode VT3; The collector electrode of described triode VT3 is then connected with the VIN pin of process chip U.
8. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 7, it is characterized in that, the electric capacity C5 that described RC filter circuit is connected with the positive pole of electric capacity C3 by positive pole, negative pole is then connected with the PWM pin of process chip U, and form with the resistance R7 that electric capacity C5 is in parallel; The positive pole of described electric capacity C5 and negative pole then form the output of this RC filter circuit jointly.
9. a kind of high-definition image treatment system based on coupling circuit and level shifting circuit according to claim 8, it is characterized in that, described process chip U is AX9021 integrated chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510852262.5A CN105357416A (en) | 2015-11-27 | 2015-11-27 | High-definition image processing system based on coupled circuit and level conversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510852262.5A CN105357416A (en) | 2015-11-27 | 2015-11-27 | High-definition image processing system based on coupled circuit and level conversion circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105357416A true CN105357416A (en) | 2016-02-24 |
Family
ID=55333270
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510852262.5A Pending CN105357416A (en) | 2015-11-27 | 2015-11-27 | High-definition image processing system based on coupled circuit and level conversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105357416A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106124984A (en) * | 2016-06-14 | 2016-11-16 | 乐清市精创机械制造有限公司 | A kind of motor turning electromechanical testing platform |
| CN110085019A (en) * | 2019-05-29 | 2019-08-02 | 金居建设发展股份有限公司 | Wisdom chemical industry ground construction environment signal acquisition emitter |
-
2015
- 2015-11-27 CN CN201510852262.5A patent/CN105357416A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106124984A (en) * | 2016-06-14 | 2016-11-16 | 乐清市精创机械制造有限公司 | A kind of motor turning electromechanical testing platform |
| CN110085019A (en) * | 2019-05-29 | 2019-08-02 | 金居建设发展股份有限公司 | Wisdom chemical industry ground construction environment signal acquisition emitter |
| CN110085019B (en) * | 2019-05-29 | 2019-12-24 | 金居建设发展股份有限公司 | Wisdom chemical industry ground construction environment signal acquisition emitter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105357416A (en) | High-definition image processing system based on coupled circuit and level conversion circuit | |
| CN104954943A (en) | Phase shifting type audio processing system based on common-source amplifying circuit | |
| CN105323422A (en) | High-definition image processing system based on coupling circuit | |
| CN105025197A (en) | Intelligent high-definition multi-screen image processing system based on voltage stabilization protection | |
| CN105979655A (en) | Low-pass filter circuit-based signal processing system for optical control LED | |
| CN105430235A (en) | High-definition image processing system based on level conversion circuit | |
| CN105516544A (en) | High-definition image processing system | |
| CN105516543A (en) | High-definition image processing system based on constant-voltage driving circuit | |
| CN106301372A (en) | A kind of high precision image data acquisition stocking system based on low-pass filtering treatment | |
| CN105430234A (en) | Constant-voltage-driven high-definition image processing system based on coupling circuit | |
| CN105321547A (en) | Novel recording system based on analog/digital conversion circuit | |
| CN107422861A (en) | A kind of VR motion capture systems for individual military training | |
| CN104700351B (en) | A kind of high-precision image processing system based on Image Coding processing | |
| CN105489238A (en) | Novel recording system | |
| CN105915759A (en) | Image signal processing system based on signal synchronization demodulation circuit | |
| CN104683659A (en) | Audion common emitter amplifying circuit-based high-precision image processing system | |
| CN105847716A (en) | Signal amplification type high-definition image signal processing system based on current-constant source circuit | |
| CN106374971A (en) | Pulse regulating type wireless audio data acquisition and storage system | |
| CN206894805U (en) | A kind of monitoring image transmission processor | |
| CN105321544A (en) | Analog-digital conversion type novel recording system based on pre-amplification circuit | |
| CN105915760A (en) | High-definition image signal processing system based on passive compensating circuit | |
| CN207399411U (en) | Family endowment system based on New Image Dolby circuit | |
| CN105049677B (en) | A kind of intelligent high-definition multi-screen image processing system based on noise reduction process | |
| CN104469611A (en) | Audio processing system for widening range | |
| CN105872417A (en) | Signal amplification type high-definition image signal processing system based on electromagnetic noise reduction circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160224 |
|
| WD01 | Invention patent application deemed withdrawn after publication |