CN105306846A - Digital television exciter capable of outputting multiple channels simultaneously - Google Patents
Digital television exciter capable of outputting multiple channels simultaneously Download PDFInfo
- Publication number
- CN105306846A CN105306846A CN201510828976.2A CN201510828976A CN105306846A CN 105306846 A CN105306846 A CN 105306846A CN 201510828976 A CN201510828976 A CN 201510828976A CN 105306846 A CN105306846 A CN 105306846A
- Authority
- CN
- China
- Prior art keywords
- clock
- exciter
- signal
- digital television
- distribution circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Details Of Television Systems (AREA)
Abstract
This invention discloses a digital television exciter capable of outputting multiple channels simultaneously. The digital television exciter comprises a clock distribution circuit; the clock distribution circuit is connected with N clock circuits arranged in parallel connection through phase-lock loops; N is not less than 2; the clock circuits comprise reference clocks and data clocks; the reference clocks and the data clocks are arranged in parallel connection; each clock circuit is connected with a single channel processing device; the single channel processing device is connected with a signal synthesizing device and a signal post-processing device in sequence; and the clock distribution circuit, the single channel processing device and the signal post-processing device are all connected with a control system. The digital television exciter has a simple structure and a convenient usage, reduces the hardware cost of the exciter, ensures that the work efficiency of each channel can be set freely in the whole television frequency band to break the limit of the signal bandwidth and realize a true multiple-channel exciter, meets the signal transmitting requirements of the multiple channels, and achieves the multiple-channel and low-cost application of the digital television in the remote areas.
Description
Technical field
The invention belongs to electric equipment field, particularly relate to a kind of DVB-T Transmitter simultaneously exporting multiple channel.
Background technology
Existing DVB-T Transmitter mostly is the exciter of single channel, can only meet the mission need of a channel, along with the appearance of the mission need of outlying district multichannel, low cost it is also proposed new requirement to exciter.Multichannel is launched and can have multiple implementation: the mode of the employing multiple stage DVB-T Transmitter synthesis had realizes, but cost also adds a lot accordingly; Have plenty of and synthesize on digital baseband, again digital-to-analogue conversion, upconversion process are carried out to the signal after synthesis, the multiple channel of this mode shares an analog channel, the cost of system simulation circuit can be saved, but by the restriction of bandwidth of a device, can not have larger frequency interval between multiple channel, the multichannel that cannot realize in full frequencies in digital TV section broadcasts.
Summary of the invention
A kind of DVB-T Transmitter simultaneously exporting multiple channel is the invention provides for solving the problem.Structure of the present invention is simple, easy to use, namely the hardware cost of exciter is reduced, in turn ensure that the operating frequency of each channel can be arranged arbitrarily in whole TV band, no longer by the restriction of signal bandwidth, achieve multichannel exciter truly, meet the application in outlying district multichannel, low cost of the signal mission need of multiple channel and Digital Television.
For reaching above-mentioned technique effect, technical scheme of the present invention is:
Export a DVB-T Transmitter for multiple channel simultaneously, comprise clock distribution circuit, clock distribution circuit is connected with by phase-locked loop the clock circuit that N bar is arranged in parallel, N >=2; Described clock circuit comprises reference clock and data clock; Reference clock and data clock are arranged in parallel; Each clock circuit connects a single channel processing unit; Single channel processing unit connection signal synthesizer, signal synthetic apparatus connection signal after-treatment device; Clock distribution circuit, single channel processing unit are all connected with control system with signal post-processing device; Described clock distribution circuit comprises crystal oscillator, and crystal oscillator is connected with clock chip, and clock chip is connected with clock circuit.
Further improvement, described crystal oscillator is constant-temperature crystal oscillator.
Further improvement, control system is provided with network interface or serial ports, and control system realizes exciter and outside communication by network interface or serial ports.
Further improvement, described control system is connected with display screen.
Structure of the present invention is simple, easy to use, can meet the signal mission need of multiple channel, to meet Digital Television in backwoodsman multichannel, low cost application.
Accompanying drawing explanation
Fig. 1 is principle schematic of the present invention;
Fig. 2 is the structural representation of clock distribution circuit.
Embodiment
Embodiment
A kind of DVB-T Transmitter simultaneously exporting multiple channel as shown in Figure 1, comprises clock distribution circuit, and clock distribution circuit is connected with by phase-locked loop the clock circuit that N bar is arranged in parallel, N >=2; Clock circuit comprises reference clock and data clock, and reference clock and data clock are arranged in parallel; Each clock circuit connects a single channel processing unit.Single channel processing unit connection signal synthesizer, signal synthetic apparatus connection signal after-treatment device.
Clock distribution circuit, single channel processing unit are all connected with control system with signal post-processing device.The modulation system of each channel signals, transmission code rate, operating frequency, power can independently be arranged like this, point other regulate.
As shown in Figure 2, clock distribution circuit comprises crystal oscillator, and crystal oscillator is connected with clock chip, and clock chip is connected with clock circuit.Clock chip is connected with clock circuit preferably by phase-locked loop.Described crystal oscillator is preferably constant-temperature crystal oscillator, is conducive to the high stability of exciter like this.
Control system is provided with network interface or serial ports, and control system realizes exciter and outside communication by network interface or serial ports.Control system is connected with display screen.Control system controls the running parameter of each circuit or device or reads its operating state each, and is shown on a display screen.
Wherein, single channel processing unit carries out channel coding modulation to the code stream of coming according to the digital television standard of correspondence, then after digital-to-analogue conversion, fade to required rf frequency.Single channel processing unit also comprises the apparatus for frequency synthesizing producing local oscillation signal.
Signal synthetic apparatus realizes the synthesis of multiple signals.Signal post-processing device carries out the process of unified amplification and power adjustment to the signal after synthesis, ensures that the power being transferred to transmitter can meet the demands.Reference clock is used for providing phase-locked reference clock for the local oscillation circuit of single channel processing unit.The digital channel process that data clock is single channel processing unit provides clock.Crystal oscillator is used for clock distribution circuit, as the reference clock of system.Clock chip is used for clock distribution circuit, provides the reference clock needed for system components circuit and data processing clock.
This multichannel digital television exciter produces the digital television signal of multiple channel in same equipment simultaneously based on same timing reference input, signal is synthesized, each road signal common clock, control and power amplification circuit, the modulation system of each channel signals simultaneously, transmission code rate, operating frequency, power can independently be arranged, other is divided to regulate, so namely, reduce the hardware cost of exciter, in turn ensure that the operating frequency of each channel can be arranged arbitrarily in whole TV band, no longer by the restriction of signal bandwidth, achieve multichannel exciter truly.
The explanation of above example just understands core concept of the present invention for helping; Meanwhile, for one of ordinary skill in the art, according to thought of the present invention, all will change in specific embodiments and applications, in sum, this description should not be construed as limitation of the present invention.
Claims (4)
1. export a DVB-T Transmitter for multiple channel simultaneously, it is characterized in that, comprise clock distribution circuit, clock distribution circuit is connected with by phase-locked loop the clock circuit that N bar is arranged in parallel, N >=2; Described clock circuit comprises reference clock and data clock, and reference clock and data clock are arranged in parallel; Each clock circuit connects a single channel processing unit; Single channel processing unit connection signal synthesizer, signal synthetic apparatus connection signal after-treatment device; Clock distribution circuit, single channel processing unit are all connected with control system with signal post-processing device; Described clock distribution circuit comprises crystal oscillator, and crystal oscillator is connected with clock chip, and clock chip is connected with clock circuit.
2. export the DVB-T Transmitter of multiple channel as claimed in claim 1, it is characterized in that, described crystal oscillator is constant-temperature crystal oscillator simultaneously.
3. export the DVB-T Transmitter of multiple channel as claimed in claim 1, it is characterized in that, described control system is provided with network interface or serial ports simultaneously, and control system realizes exciter and outside communication by network interface or serial ports.
4. export the DVB-T Transmitter of multiple channel as claimed in claim 1, it is characterized in that, described control system is connected with display screen simultaneously.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510828976.2A CN105306846A (en) | 2015-11-24 | 2015-11-24 | Digital television exciter capable of outputting multiple channels simultaneously |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510828976.2A CN105306846A (en) | 2015-11-24 | 2015-11-24 | Digital television exciter capable of outputting multiple channels simultaneously |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105306846A true CN105306846A (en) | 2016-02-03 |
Family
ID=55203546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510828976.2A Pending CN105306846A (en) | 2015-11-24 | 2015-11-24 | Digital television exciter capable of outputting multiple channels simultaneously |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105306846A (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6262566B1 (en) * | 2000-06-15 | 2001-07-17 | Intel Corporation | DC-to-DC controller having a multi-phase synchronous buck regulator |
CN102186106A (en) * | 2011-05-04 | 2011-09-14 | 苏州全波通信技术有限公司 | Clock synchronization device in single-frequency network |
CN102315858A (en) * | 2011-05-04 | 2012-01-11 | 苏州全波通信技术有限公司 | Multiple-channel radio-frequency signal adaptation system |
CN203027265U (en) * | 2013-01-18 | 2013-06-26 | 成都成广电视设备有限公司 | Digital processing type frequency modulation synchronized broadcasting exciter |
CN204272142U (en) * | 2014-11-18 | 2015-04-15 | 成都九洲迪飞科技有限责任公司 | A kind of multi-clock zone high-speed radio-frequency signal synchronized sampling circuit |
CN204334482U (en) * | 2014-12-31 | 2015-05-13 | 北京北广科技股份有限公司 | A kind of signal generator that simultaneously can export polytype signal |
CN204598198U (en) * | 2015-04-14 | 2015-08-26 | 北京北广科技股份有限公司 | A kind of multi channel signals modulator |
CN205092913U (en) * | 2015-11-24 | 2016-03-16 | 北京北广科技股份有限公司 | Export digital television driver of a plurality of channels simultaneously |
-
2015
- 2015-11-24 CN CN201510828976.2A patent/CN105306846A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6262566B1 (en) * | 2000-06-15 | 2001-07-17 | Intel Corporation | DC-to-DC controller having a multi-phase synchronous buck regulator |
CN102186106A (en) * | 2011-05-04 | 2011-09-14 | 苏州全波通信技术有限公司 | Clock synchronization device in single-frequency network |
CN102315858A (en) * | 2011-05-04 | 2012-01-11 | 苏州全波通信技术有限公司 | Multiple-channel radio-frequency signal adaptation system |
CN203027265U (en) * | 2013-01-18 | 2013-06-26 | 成都成广电视设备有限公司 | Digital processing type frequency modulation synchronized broadcasting exciter |
CN204272142U (en) * | 2014-11-18 | 2015-04-15 | 成都九洲迪飞科技有限责任公司 | A kind of multi-clock zone high-speed radio-frequency signal synchronized sampling circuit |
CN204334482U (en) * | 2014-12-31 | 2015-05-13 | 北京北广科技股份有限公司 | A kind of signal generator that simultaneously can export polytype signal |
CN204598198U (en) * | 2015-04-14 | 2015-08-26 | 北京北广科技股份有限公司 | A kind of multi channel signals modulator |
CN205092913U (en) * | 2015-11-24 | 2016-03-16 | 北京北广科技股份有限公司 | Export digital television driver of a plurality of channels simultaneously |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100309931A1 (en) | Communication system using low bandwidth wires | |
CN103490777A (en) | Low spurious frequency synthesizer | |
CN103762979B (en) | Broadband frequency source for LTE channel simulator | |
CN105375922A (en) | Microwave signal source used for miniature atomic clock | |
CN1996762A (en) | A number frequency divider | |
CN203027265U (en) | Digital processing type frequency modulation synchronized broadcasting exciter | |
CN105376007A (en) | Interference source device | |
CN201667704U (en) | Multi-path signal generator for digital television | |
CN213846651U (en) | Miniaturized up-conversion and radio frequency front-end system of digital broadcast transmitter | |
CN205092913U (en) | Export digital television driver of a plurality of channels simultaneously | |
CN204334482U (en) | A kind of signal generator that simultaneously can export polytype signal | |
CN109547037B (en) | DMB transmitting system capable of simultaneously transmitting III wave band and L wave band | |
CN105306846A (en) | Digital television exciter capable of outputting multiple channels simultaneously | |
CN204652586U (en) | A kind of GB terrestrial digital TV regenerative modulator | |
CN202978896U (en) | Combined broadband rapid frequency hopping source | |
CN206441156U (en) | A kind of high-speed DAC based on JESD204B | |
CN205232220U (en) | Signal transmitter and signal receiver | |
CN201830349U (en) | Radio-frequency implementation circuit of transmitter exciter of digital television | |
CN204669343U (en) | A kind of apparatus for frequency synthesizing of LTE air interface monitor | |
US8363767B2 (en) | Method and device for transferring data | |
CN102790640B (en) | Field programmable gate array (FPGA) based multi-system, multi-band and multi-carrier digital repeater | |
CN104580954B (en) | A kind of radio and television driver in digital domain | |
CN103248391A (en) | Digital DMR interphone using digital frequency synthesizer as local oscillator | |
CN204180018U (en) | A kind of ultra broadband frequency converter | |
CN117930143B (en) | OFDM-LFM signal generating circuit based on phase-locked loop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160203 |
|
RJ01 | Rejection of invention patent application after publication |