CN105280130B - Scanner driver and the oganic light-emitting display device for using scanner driver - Google Patents
Scanner driver and the oganic light-emitting display device for using scanner driver Download PDFInfo
- Publication number
- CN105280130B CN105280130B CN201510386593.4A CN201510386593A CN105280130B CN 105280130 B CN105280130 B CN 105280130B CN 201510386593 A CN201510386593 A CN 201510386593A CN 105280130 B CN105280130 B CN 105280130B
- Authority
- CN
- China
- Prior art keywords
- voltage
- scanner driver
- transistor
- display panel
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0814—Several active elements per pixel in active matrix panels used for selection purposes, e.g. logical AND for partial update
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/04—Maintaining the quality of display appearance
- G09G2320/043—Preventing or counteracting the effects of ageing
- G09G2320/045—Compensation of drifts in the characteristics of light emitting or modulating elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/026—Arrangements or methods related to booting a display
Abstract
Scanner driver and the oganic light-emitting display device for using scanner driver.Disclose scanner driver and oganic light-emitting display device.A kind of oganic light-emitting display device comprising：Display panel；The data driver of data-signal is provided to the display panel；And the scanner driver of scanning signal is provided to the display panel, the scanner driver includes shift register and phase inverter, the phase inverter is by the scanning signal reverse phase exported by the leading-out terminal of the shift register and exports the scanning signal after reverse phase, wherein, the shift register and the phase inverter are connected to the pressure-wire of the separation for transmitting gating low-voltage.
Description
Cross reference to related applications
This application claims the priority for the South Korea patent application No.10-2014-0083311 that on July 3rd, 2014 submits, should
Application is incorporated by reference for all purposes hereby, as illustrated completely herein.
Technical field
This document is related to oganic light-emitting display device, more particularly, to the organic light emitting display with scanner driver
Equipment.
Background technology
With the development of information technology, the market development of display equipment (that is, media of connection user and information).Become with this
Gesture is consistent, and organic light emitting display (OLED), liquid crystal display (LCD), flat-panel monitor (FPD) etc. show making for equipment
With increase.
Oganic light-emitting display device in above-mentioned display equipment includes that the display panel containing multiple sub-pixels and driving are aobvious
Show the component of panel.Driving part include for display panel provide scanning signal (or gating signal) gate driver with
And the data driver for providing data-signal to display panel.
When providing scanning signal, data-signal etc. to the sub-pixel of cells arranged in matrix, oganic light-emitting display device energy
It is enough to show image by allowing the sub-pixel for emitting light of selection.
Oganic light-emitting display device has high contrast and good color-resolution, but needs brilliant for compensation film
Uneven equal compensation circuit in body pipe characteristic.According to compensation method, compensation circuit can be divided into extensively internal compensation circuit and
External compensation circuit.Internal compensation circuit creates in sub-pixel, and external compensation circuit creates outside sub-pixel.
However, the internal compensation in oganic light-emitting display device may face unexpected problem, so aobvious in design
It needs to consider these problems when showing panel or driving circuit.
Invention content
Correspondingly, this invention address that a kind of scanner driver and using scanner driver oganic light-emitting display device,
Which substantially eliminates due to one or more problems caused by limitations and shortcomings of the prior art.
The object of the present invention is to provide a kind of scanner driver having improved properties and oganic light-emitting display devices.
The supplementary features and advantage of the present invention will be set forth in the description that follows, and partly will be obvious from the description, or
Practice that can be through the invention is learnt.Objectives and other advantages of the present invention will by printed instructions and its claims with
And the structure particularly pointed out in attached drawing is realized and is obtained.
In order to realize these and other advantage and purpose according to the present invention, as implemented and broadly described, it is a kind of
Oganic light-emitting display device comprising：Display panel；The data driver of data-signal is provided to the display panel；And
The scanner driver of scanning signal is provided to the display panel, the scanner driver includes shift register and phase inverter,
The phase inverter is by the scanning signal reverse phase exported by the leading-out terminal of the shift register and exports sweeping after reverse phase
Retouch signal, wherein the shift register and the phase inverter are connected to the pressure-wire of separation, pass through the pressure-wire of these separation
Transmission gating low-voltage.
On the other hand, the present invention provides a kind of scanner drivers comprising：Shift register；And phase inverter, institute
Phase inverter is stated by the scanning signal reverse phase exported by the leading-out terminal of the shift register and exports the scanning after reverse phase
Signal, wherein the shift register and the phase inverter are connected to the pressure-wire of separation, and the pressure-wire for passing through these separation passes
It sends to be elected logical low-voltage.
It is appreciated that general description and following detailed description above is exemplary and illustrative, it is intended to as required to protect
The further explanation of the offer present invention of shield.
Description of the drawings
Attached drawing is included to provide a further understanding of the present invention, is incorporated to and constitutes the part of this specification, attached drawing shows
Go out embodiments of the present invention and is used to illustrate the principle of the present invention together with the description.In the accompanying drawings：
Fig. 1 is the block diagram for schematically showing oganic light-emitting display device；
Fig. 2 is the construction view of the sub-pixel of Fig. 1；
Fig. 3 is the view of the plane for the display panel for schematically showing Fig. 1；
Fig. 4 is the view for the circuit structure for illustrating the sub-pixel for including internal compensation circuit；
Fig. 5 is the block diagram of the scanner driver shown partially according to test sample；
Fig. 6 is the figure of the input/output waveform of the scanner driver of diagrammatic illustration 5；
Fig. 7 is the figure for the waveform for illustrating the power-on sequence for being described the problem with test sample；
Fig. 8 is the oscillogram for the principle how flicker occurs to be described in more detail；
Fig. 9 is the block diagram of scanner driver according to an illustrative embodiment of the invention shown partially；
Figure 10 is the view for the circuit structure for illustrating shift register and phase inverter shown in Fig. 9；
Figure 11 is the figure of the input/output waveform of the scanner driver of diagrammatic illustration 9；
Figure 12 is the first figure of the waveform for illustrating power-on sequence according to illustrative embodiments；
Figure 13 is the second figure of the waveform for illustrating power-on sequence according to illustrative embodiments；
Figure 14 is the view for illustrating the sub-pixel according to the modification that can be applied to exemplary embodiments of the present invention.
Specific implementation mode
Now, exemplary embodiments of the present invention are reference will now be made in detail to, the example of these embodiments is shown in the accompanying drawings.
Hereinafter, the specific exemplary embodiments of the present invention be will be described in detail with reference to the accompanying drawings.
Fig. 1 is the block diagram for schematically showing oganic light-emitting display device；Fig. 2 is the construction view of the sub-pixel of Fig. 1；Fig. 3
It is the view of the plane for the display panel for schematically showing Fig. 1.
As shown in Figure 1, oganic light-emitting display device includes image processor 110, and sequence controller 120, scanner driver
130, data driver 140, display panel 150.
Data-signal processing is image by image processor 110, and by it with vertical synchronizing signal, horizontal synchronizing signal,
Data enable signal, clock signal etc. export together.Image processor 110 to sequence controller 120 provide vertical synchronizing signal,
Horizontal synchronizing signal, data enable signal, clock signal etc..
Sequence controller 120 receives data-signal etc. from image processor 110, and exports for controlling scanner driver
The data time sequence of gating the timing control signal GDC and the time sequential routine for controlling data driver 140 in 130 time sequential routine
Control signal DDC.Sequence controller 120 provides data-signal DATA to data together with data time sequence control signal DDC and drives
Dynamic device 140.
Scanner driver 130 is believed in response to the gating timing control signal GDC output scannings provided from sequence controller 120
Number make the level shift of gate voltage simultaneously.Scanner driver 130 includes level shifter and shift register.Scanner driver
130 provide scanning signal by the sub-pixel SP that scan line GL1 to GLm includes to display panel 150.Scanner driver 130
It is formed in the form of gate-in-panel on display panel 150.The part formed in scanner driver 130 using gate-in-panel technology
It is shift register.
Data driver 140 is sampled and is latched in response to the data time sequence control signal DDC provided from sequence controller 120
Data-signal DATA, and convert analog signals into digital signal in response to gamma reference voltage and export.Data driver
140 provide data-signal DATA by the sub-pixel SP that data line DL1 to DLn includes to display panel 150.Data driver
140 are formed in the form of integrated circuit (IC).
What display panel 150 was provided in response to the scanning signal that is provided from scanner driver 130 and from data driver 140
Data-signal DATA shows image.Display panel 150 can be top emission structure, bottom emissive type or dual emission type.Display surface
Plate 150 includes self-luminous to show the sub-pixel SP of image.
As shown in Fig. 2, a sub-pixel includes the infall for being connected to (or being formed in) scan line GL1 and data line DL1
Switching transistor SW and the operations of the data-signal DATA in response to being provided by switching transistor SW pixel circuit PC.Pixel
Circuit PC includes such as driving transistor, memory transistor, the circuit of Organic Light Emitting Diode and for compensating these circuits
Compensation circuit.The description of compensation circuit will be provided later.
As shown in figure 3, active area AA, scanner driver 130a and 130b, data driver 140, the formation of signal pad 160
On display panel 150.The image processor 110 illustrated referring to Fig.1 and sequence controller 120 is not shown, because of their shapes
At in external substrate.
Active area AA includes sub-pixel SP.In active area AA external definitions corresponding to non-active area NAx, NAy1, NAy2
Rim area.In the present invention, the first non-active area NAy1 and the second non-active area NAy2 are defined as side frame area, and third is non-active
Area NAx is defined as lower frame area (being watched according to from which direction, may be defined as upper side frame area).
Scanner driver 130a and 130b are formed in the side frame area of display panel 150 or are formed in external substrate.
If scanner driver 130a and 130b are formed in the form of gate-in-panel, as shown in the figure, it is formed in corresponding to active area
In the first non-active area NAy1 and the second non-active area NAy2 of the left and right side of AA.In this case, according to display surface
The resolution ratio or size of plate 150, it is non-active that scanner driver 130a and 130b may be formed at the first non-active area NAy1 and second
Both of area NAy2 or any one in.
Signal pad 160 is formed on the most external region of display panel 150.Signal pad 160 includes multiple pads, root
According to the resolution ratio or size of display panel 150, multiple pads may be formed on the most external part of third non-active area NAx or
On the most external part of one non-active area NAy1 and the second non-active area NAy2.
Usually, sequence controller 120, power supply unit, which grade, is mounted on external substrate with integrated circuit form and (such as prints
Circuit board) on.Correspondingly, signal pad 160 is attached to be formed with the part of the external substrate of sequence controller 120 etc., uses
In the various signals or electric power that are transmitted to display panel 150 and offer is exported from external substrate.
Data driver 140 may be formed in third non-active area NAx, the signal weldering formed on display panel 150
Between disk 160 and active area AA.In this case, data driver 140 is configured to integrated circuit, is mounted on display panel
On the bump pad formed on 150.However, if display panel 150 has high-resolution or large scale, data driver
140 are not formed in third non-active area NAx, and are mounted in external substrate.
Meanwhile aforementioned oganic light-emitting display device has high contrast and good color-resolution, but need to be used for
The compensation circuit of heterogeneity in compensation film transistor characteristic etc..According to compensation method, compensation circuit can be divided into interior extensively
Portion's compensation circuit and external compensation circuit.Internal compensation circuit creates in sub-pixel, and external compensation circuit is outside sub-pixel
It creates.
However, the internal compensation in oganic light-emitting display device may face unexpected problem, so aobvious in design
It needs to consider these problems when showing panel or driving circuit.
Hereinafter, by with reference to test sample description for improve include internal compensation circuit oganic light-emitting display device
Reliability and display quality illustrative embodiments.
Test sample-
Fig. 4 is the view for the circuit structure for illustrating the sub-pixel for including internal compensation circuit；Fig. 5 is shown partially according to survey
Try the block diagram of exemplary scanner driver；Fig. 6 is the figure of the input/output waveform of the scanner driver of diagrammatic illustration 5；Fig. 7 is example
Show the figure of the waveform of the power-on sequence for being described the problem with test sample；Fig. 8 is for being described in more detail how flicker is sent out
The oscillogram of raw principle.
As shown in figure 4, including first switch transistor SW1, driving transistor DT, storage according to the sub-pixel of test sample
Capacitor Cst, Organic Light Emitting Diode OLED, these are basic circuits.Sub-pixel according to test sample further includes as interior
Second to the 5th switching transistor SW2 to SW5 of portion's compensation circuit.
The construction of the second to the 5th switching transistor SW2 to SW5 as internal compensation circuit will be briefly described, connect
Connect relationship and function.
Second switch transistor SW2 to the node for being connected to first switch transistor SW1 and storage Cst for carrying
For reference voltage.Third switching transistor SW3 by diode for connecting to form driving transistor DT to help to sense driving
The threshold voltage of transistor DT.4th switching transistor SW4 is used to control shining for Organic Light Emitting Diode OLED.5th switch
Transistor SW5 is used to provide initialization voltage to the node A of the anode of Organic Light Emitting Diode OLED.
As shown in figure 5, including shift register SR and phase inverter INV according to the scanner driver of test sample.Fig. 5's sweeps
Retouch control signal of the driver for exporting the grid for controlling second switch transistor SW2 and the 4th switching transistor SW4.
Shift register SR be based on by gate low voltage lines VGL, initial signal line VST, the first clock cable CLK1,
The letter that third clock cable CLK3, the 4th clock cable CLK4, reseting signal line QRST, gating high voltage transmission line VGH are provided
Number or voltage operation.
Shift register SR be based on by gate low voltage lines VGL, initial signal line VST, the first clock cable CLK1,
The letter that third clock cable CLK3, the 4th clock cable CLK4, reseting signal line QRST, gating high voltage transmission line VGH are provided
Number or voltage logically high or logic low signal is exported by its leading-out terminal SRO.
Phase inverter INV is based on by gating low voltage lines VGL, the leading-out terminal SRO of shift register, second clock signal
The signal or voltage operation that line CLK2, gating high voltage transmission line VGH are provided.
Phase inverter INV is based on by gating low voltage lines VGL, the leading-out terminal SRO of shift register, second clock signal
The signal or voltage that line CLK2, gating high voltage transmission line VGH are provided are exported logically high or logic low by its leading-out terminal INVO
Signal.
As shown in fig. 6, when exporting logic high signal from the leading-out terminal SRO of shift register, according to test sample
Logic high signal reverse phase is logic low signal and exports logic low signal by scanner driver.On the contrary, working as from shift register
It is according to the phase inverter INV of the scanner driver of test sample that logic low signal is anti-when leading-out terminal SRO output logic low signals
It is mutually logic high signal and exports logic high signal.As can seen from the waveform of Fig. 6, according to the turntable driving of test sample
Device keeps the logic low signal of long duration after exporting logic high signal.
As Figure 4-Figure 6, the leading-out terminal INVO of phase inverter is connected to the control signal wire EM1 of sub-pixel.As sub- picture
The second switch transistor SW2 and the 4th switching transistor SW4 of the internal compensation circuit of element are in response to the output by phase inverter
The control signal of terminal INVO output and on or off.
Only when from logic high signal is exported according to the leading-out terminal INVO of the phase inverter of the scanner driver of test sample,
4th switching transistor SW4, which is just controlled, to shine, to cause sub-pixel for emitting light.Only when from as shown in FIG. 6 according to test sample
Scanner driver phase inverter leading-out terminal INVO output logic high signal when sub-pixel it is just luminous.
Under by the way, oganic light-emitting display device can be implemented in smart phone, mobile phone etc..Smart phone and mobile phone configuration
To be closed if input from the user is not present in specific time period.In order to unlock phone, user needs by lower button (example
Such as power key) to open screen.
However, in test sample, when pressing screen opening button (such as power key) (in time PO), such as Fig. 7
Shown in power-on sequence, occurs flicker after applying high potential electric power from high potential power line ELVDD (that is, brightness moment jumps
Jump).At the time point, the leading-out terminal INVO outputs for phase inverter being passed through according to the scanner driver of test sample gate low electricity
Pressure.Then, according to the scanner driver of test sample from high-voltage power application the given period after (in turntable driving
After device returns normally) output normal control signal.
As shown in figure 8, if from being applied through the high voltage of power that high potential power line ELVDD is provided, organic light emission
The anode voltage of diode OLED is more than the conducting voltage (OLED conducting voltages) of Organic Light Emitting Diode, then it is assumed that is defective
's.
In the analysis to the flicker reason in test sample, as a result display is this is because correspond to the crystal of compensation circuit
Manage (such as SW2 and SW4) misoperation due to the residual charge in sub-pixel.Residual charge is distributed in sub-pixel at any time
On different nodes.It is revealed that the transistor turns due to corresponding to compensation circuit after applying high-voltage power, test sample
The problem of Organic Light Emitting Diode OLED being flowed into electric current.In addition, test sample is shown as screen opening button is repeated
It opens and closes, residual charge is accumulated in compensation circuit etc., this can cause serious flicker.
Illustrative embodiments-
Fig. 9 is the block diagram of scanner driver according to an illustrative embodiment of the invention shown partially；Figure 10 is to illustrate
The view of the circuit structure of shift register and phase inverter shown in Fig. 9；Figure 11 be the scanner driver of diagrammatic illustration 9 input/
The figure of output waveform；Figure 12 is the first figure of the waveform for illustrating power-on sequence according to illustrative embodiments；Figure 13 is to illustrate
Second figure of the waveform of power-on sequence according to illustrative embodiments；Figure 14 is the example illustrated according to can be applied to the present invention
The view of the sub-pixel of the modification of property embodiment.
As shown in figure 4, sub-pixel according to illustrative embodiments further includes the first switch crystal as basic circuit
Pipe SW1, driving transistor DT, storage Cst, Organic Light Emitting Diode OLED.Sub- picture according to illustrative embodiments
Element further includes the second switch transistor SW2 to the 5th switching transistor SW5 as internal compensation circuit.
Be described below the first switch transistor SW1 as basic circuit, driving transistor DT, storage Cst,
Organic Light Emitting Diode OLED.
First switch transistor SW1 includes the grid for being connected to the first scan line SCAN1, is connected to the first data line DL1
First electrode and be connected to storage Cst one end second electrode.First switch transistor SW1 is used in response to the
Data-signal is transmitted to storage Cst by scan signal.
One end of storage Cst is connected to the second electrode of first switch transistor SW1, and the other end is connected to driving
The grid of transistor DT.Storage Cst is used to data-signal being stored as data voltage.
Driving transistor DT includes the grid for the other end for being connected to storage Cst, is connected to high potential power line
The second electrode of the first electrode of ELVDD and the first electrode for being connected to the 4th switching transistor SW4.Driving transistor DT is used for
Driving current is caused to flow in response to the data voltage being stored in storage CSt.
Organic Light Emitting Diode OLED includes the anode for being connected to node A and the moon for being connected to low potential power line ELVSS
Pole.Organic Light Emitting Diode OLED is used to shine in response to driving current.
The second switch transistor SW2 to the 5th switching transistor SW5 as internal compensation circuit will be briefly described
Construction, connection relation and function.
Second switch transistor SW2 includes the grid for being connected to the second scan line EM1, is connected to reference voltage line VREF
First electrode and the second electrode being connected between first switch transistor SW1 and storage Cst.Second switch transistor
SW2 is used to provide reference voltage to the node for being connected to first switch transistor SW1 and storage Cst.
Third switching transistor SW3 includes the grid for being connected to the first scan line SCAN1, is connected to storage Cst
First electrode between the grid of driving transistor DT and be connected to driving transistor DT second electrode second electrode.The
Three switching transistor SW3 by diode in response to the first scanning signal for connecting to form driving transistor DT to help to sense
The threshold voltage of driving transistor.
4th switching transistor SW4 includes the grid for being connected to the second scan line EM1, is connected to the of driving transistor DT
The second electrode of the first electrode of two electrodes and the node A for the anode for being connected to Organic Light Emitting Diode OLED.4th switch is brilliant
Body pipe SW4 is used for shining in response to the second scanning signal control Organic Light Emitting Diode OLED.
5th transistor SW5 includes the grid for being connected to the first scan line SCAN1, is connected to the of reference voltage line VREF
The second electrode of one electrode and the node A for the anode for being connected to Organic Light Emitting Diode OLED.5th transistor SW5 is used for having
The node A of the anode of machine light emitting diode OLED provides initialization voltage.
As shown in figure 9, scanner driver according to illustrative embodiments includes shift register SR and phase inverter INV.
The scanner driver of Fig. 9 is used to export the of grid for controlling second switch transistor SW2 and the 4th switching transistor SW4
Two scanning signals (hereinafter referred to as signal in order to control).Will omit output for control the first transistor SW1, third transistor SW3,
The description of the scanner driver of first scanning signal of the grid of the 5th transistor SW5, because they are common components.
Shift register SR be based on by gate low voltage lines VGL, initial signal line VST, the first clock cable CLK1,
The letter that third clock cable CLK3, the 4th clock cable CLK4, reseting signal line QRST, gating high voltage transmission line VGH are provided
Number or voltage operation.
Shift register SR be based on by gate low voltage lines VGL, initial signal line VST, the first clock cable CLK1,
The letter that third clock cable CLK3, the 4th clock cable CLK4, reseting signal line QRST, gating high voltage transmission line VGH are provided
Number or voltage logically high or logic low signal is exported by its leading-out terminal SRO.
Phase inverter INV is based on leading-out terminal SRO, the second clock signal wire by variable voltage line VEL, shift register
The signal or voltage operation that CLK2, gating high voltage transmission line VGH are provided.
Phase inverter INV is based on leading-out terminal SRO, the second clock signal wire by variable voltage line VEL, shift register
The signal or voltage that CLK2, gating high voltage transmission line VGH are provided export logically high or logic low letter by its leading-out terminal INVO
Number.
Scanner driver according to illustrative embodiments be according to the difference of the scanner driver of test sample can
Power transformation crimping VEL is connected to phase inverter INV.Variable voltage line VEL is in response to the variation in power-on sequence and by the logic of voltage
State becomes logic low or becomes logically high from logic low from logically high.Hereinafter, it will realize according to illustrative embodiments
Scanner driver circuit structure and its description will be provided.
As shown in Figure 10, the shift register SR and phase inverter that scanner driver according to illustrative embodiments includes
INV is embodied as transistor and capacitor.
Shift register SR includes first circuit part T1, T2, Tbva, Tbvb, Tbvc, Tbvd, T4a, T4b, CB, and second
Circuit part Tqrsta, Tqrstb, T3a, T3b, T5a, T5b, T8a, T8b, third circuit portion T6, T7.
First circuit part T1, T2, Tbva, Tbvb, Tbvc, Tbvd, T4a, T4b, CB includes T1 transistor T1, T2 crystal
Pipe T2, Tbva transistor Tbva, Tbvb transistor Tbvb, Tbvc transistor Tbvc, Tbvd transistor Tbvd, T4a transistor
T4a, T4b transistor T4b and the first capacitor CB.
T1 transistors T1 includes the grid for being connected to initial signal line VST, is connected to the first electricity of gating low voltage lines VGL
The second electrode of pole and the first electrode for being connected to T2 transistors T2.T1 transistors are used to that in response to initial signal low electricity will to be gated
Pressure is transmitted to the first electrode of T2 transistors T2.
T2 transistors T2 includes the grid for being connected to the 4th clock cable CLK4, is connected to the second electricity of T1 transistors T1
The second electrode of the first electrode of pole and the first electrode for being connected to Tbva transistors Tbva.T2 transistors T2 is used in response to the
Four clock signals provide the first electrode of Tbva transistors by low-voltage is gated.
Tbva transistors Tbva includes the grid for being connected to gating low voltage lines VGL, is connected to the second of T2 transistors T2
The first electrode of electrode and the second electrode for being connected to node Q.Tbva transistors Tbva is used to save in response to gating low-voltage
Point Q electric discharges.
Tbvb transistors Tbvb includes the grid for being connected to gating low voltage lines VGL, is connected to Tqrsta transistors
The first electrode of the second electrode of Tqrsta and the second electrode for being connected to node Q.Tbvb transistors Tbvb is used in response to choosing
Logical low-voltage is charged node Q with high potential voltage.
Tbvc transistors Tbvc includes the grid for being connected to gating low voltage lines VGL, is connected to the of T3a transistors T3a
The first electrode of two electrodes and the second electrode for being connected to node Q.Tbvc transistors Tbvc is used to use in response to gating low-voltage
High potential voltage charges node Q.
Tbvd transistors Tbvd includes the grid for being connected to gating low voltage lines VGL, is connected to the of T8a transistors T8a
The first electrode of two electrodes and the second electrode for being connected to node Q.Tbvd transistors Tbvd is used in response to gating low-voltage control
T8a transistors T8a and T8b transistor T8b processed.
T4a transistors T4a includes the grid for being connected to third clock cable CLK3, is connected to gating low voltage lines VGL
First electrode and be connected to T4b transistors T4b first electrode second electrode.T4a transistors T4a is used in response to third
Clock signal is transmitted to T4b transistors T4b by low-voltage is gated.
T4b transistors T4b includes the grid for being connected to third clock cable CLK3, is connected to the of T4a transistors T4a
The first electrode of two electrodes and the second electrode for being connected to node QB.T4b transistors T4b is used to use in response to third clock signal
Gating low-voltage discharges node QB.
One end of first capacitor CB is connected to node Q, and the other end is connected to the leading-out terminal SRO of shift register.The
One capacitor CB is used for the voltage in response to node Q by the output Bootstrap of the leading-out terminal SRO of shift register
(bootstrap)。
Second circuit part Tqrsta, Tqrstb, T3a, T3b, T5a, T5b, T8a, T8b include Tqrsta transistors
Tqrsta, Tqrstb transistor Tqustb, T3a transistor T3a, T3b transistor T3b, T5a transistor T5a, T5b transistor
T5b, T8a transistor T8a, T8b transistor T8b.
Tqrsta transistors Tqrsta includes the grid for being connected to reseting signal line QRSTA, is connected to Tqrstb transistors
Second electrode first electrode and be connected to Tbvb transistors Tbvb first electrode second electrode.Tqrsta transistors
Tqrsta is together with Tqrstb transistors Tqrstb for being transmitted to Tbvb transistors by high voltage is gated in response to reset signal
Tbvb。
Tqrstb transistors Tqrstb includes the grid for being connected to reseting signal line QRSTA, is connected to gating high voltage transmission line
The second electrode of the first electrode of VGH and the first electrode for being connected to Tqrsta transistors Tqrsta.Tqrstb transistors
Tqrstb is used to be transmitted to Tqrsta transistors Tqrsta by high voltage is gated in response to reset signal.
T3a transistors T3a includes the grid for being connected to node QB, be connected to T3b transistors T3b second electrode first
The second electrode of electrode and the first electrode for being connected to Tbvc transistors Tbvc.T3a transistors T3a is together with T3b transistors T3b
For the potential in response to node QB Tbvc transistors Tbvc is transmitted to by high voltage is gated.
T3b transistors T3b includes the grid for being connected to node QB, be connected to gating high voltage transmission line VGH first electrode and
It is connected to the second electrode of the first electrode of T3a transistors T3a.T3b transistors T3b is used to select in response to the potential of node QB
Logical high voltage is transmitted to T3a transistors T3a.
T5a transistors T5a includes the grid for being connected to initial signal line VST, is connected to the second electricity of T5b transistors T5b
The first electrode of pole and the second electrode for being connected to node QB.T5a transistors T5a together with T5b transistors T5b in response to
Initial signal is charged node QB with gating high voltage.
T5b transistors T5b includes the grid for being connected to initial signal line VST, is connected to the first of gating high voltage transmission line VGH
The second electrode of electrode and the first electrode for being connected to T5a transistors T5a.T5b transistors T5b is used for will in response to initial signal
Gating high voltage is transmitted to T5a transistors T5a.
T8a transistors T8a includes the grid for the first electrode for being connected to Tbvd transistors Tbvd, is connected to T8b transistors
The first electrode of the second electrode of T8b and the second electrode for being connected to node QB.T8a transistors T8a and T8b transistors T8b mono-
It rises and node QB is charged with gating high voltage for the potential in response to Tbvd transistors Tbvd.
T8b transistors T8b includes the grid for the first electrode for being connected to Tbvd transistors Tbvd, is connected to gating high voltage
The second electrode of the first electrode of line VGH and the first electrode for being connected to T8a transistors T8a.T8b transistors T8b is for responding
In the potential of Tbvd transistors Tbvd T8a transistors T8a is transmitted to by high voltage is gated.
Third circuit portion T6, T7 includes T6 transistor T6 and T7 transistors T7.
T6 transistors T6 includes the grid for being connected to node Q, be connected to the first clock cable CLK1 first electrode and
It is connected to the second electrode of the leading-out terminal SRO of shift register.T6 transistors are used to post to displacement in response to the potential of node Q
The leading-out terminal SRO of storage exports the first clock signal.
T7 transistors T7 includes the grid for being connected to node QB, is connected to first electrode and the company of gating high voltage transmission line VGH
It is connected to the second electrode of the leading-out terminal SRO of shift register.T7 transistors T7 is used for the potential in response to node QB to displacement
The leading-out terminal SRO output gating high voltages of register.
Phase inverter INV includes the 4th circuit part T16a, T16b, T15, T14, T13, T11, T12a, T12b.
4th circuit part T16a, T16b, T15, T14, T13, T11, T12a, T12b include T16a transistors T16a,
T16b transistor T16b, T15 transistor T15, T14 transistor T14, T13 transistor T13, T11 transistor T11, T12a transistors
T12a, T12b transistor T12b.
T16a transistors T16a includes the grid for the leading-out terminal SRO for being connected to shift register, is connected to T16b crystal
The first electrode of the second electrode of pipe T16b and the second electrode for being connected to first node IN1.T16a transistors T16a and T16b
Transistor T16b is used to be transmitted to first segment by high voltage is gated in response to the potential of the leading-out terminal SRO of shift register together
Point IN1.
T16b transistors T16b includes the grid for the leading-out terminal SRO for being connected to shift register, is connected to gating height electricity
The second electrode of the first electrode of crimping VGH and the first electrode for being connected to T16a transistors T16a.T16b transistors T16b is used
In the potential of the leading-out terminal SRO in response to shift register T16a transistors T16a is transmitted to by high voltage is gated.
T15 transistors T15 includes the grid for being connected to second clock signal wire CLK2, is connected to gating low voltage lines VGL
First electrode and be connected to the second electrode of first node IN1.T15 transistors T15 is used to use in response to second clock signal
Gating low-voltage discharges first node IN1.
T14 transistors T14 includes the grid for the leading-out terminal INVO for being connected to phase inverter, is connected to variable voltage line VEL
First electrode and be connected to the second electrode of first node IN1.T14 transistors T14 is used for the output end in response to phase inverter
The potential variable voltage of sub- INVO is by first node IN1 charge or discharge.
T13 transistors T13 includes the grid for the leading-out terminal INVO for being connected to phase inverter, is connected to variable voltage line VEL
First electrode and be connected between the first electrode of T12a transistors T12a and the second electrode of T12b transistors T12b
Two electrodes.T13 transistors T13 is used for the potential in response to the leading-out terminal INVO of phase inverter the first of T12a transistors T12a
Variable voltage is transmitted between electrode and the second electrode of T12b transistors T12b.
T11 transistors T11 includes the grid for being connected to first node IN1, is connected to the first electrode of variable voltage line VEL
With the second electrode for the leading-out terminal INVO for being connected to phase inverter.T11 transistors T11 is used for the electricity in response to first node IN1
Will definitely variable voltage be output to the leading-out terminal INVO of phase inverter.
T12a transistors T12a includes the grid for being connected to second node IN2, is connected to the second of T12b transistors T12b
The second electrode of the first electrode of electrode and the leading-out terminal INVO for being connected to phase inverter.T12a transistors T12a be used in response to
Leading-out terminal INVO output variable voltage or gating high voltage of the potential of second node IN2 to phase inverter.
T12b transistors T12b includes the grid for being connected to second node IN2, is connected to the first of gating high voltage transmission line VGH
The second electrode of electrode and the first electrode for being connected to T12a transistors T12a.T12b transistors T12b is used in response to the second section
Point IN2 is transmitted to T12a transistors T12a by high voltage is gated.
Transistor using the shift register SR and phase inverter INV that constitute scanner driver is the example of P-type transistor
Give above description.However, the transistor for constituting shift register SR and phase inverter INV can be N-type transistor.
It constitutes in each of the transistor of the shift register SR and phase inverter INV of scanner driver other than grid
Two electrodes according to connection direction can be source electrode or drain electrode.It should therefore be understood that in the present invention, being used as transistor
Two electrodes of source electrode and drain electrode are known as first electrode and second electrode.Correspondingly, first electrode and second electrode can be distinguished
It is source electrode and drain electrode, vice versa.
As shown in figure 11, when exporting logic high signal from the leading-out terminal SRO of shift register, according to exemplary implementation
Logic high signal reverse phase is logic low signal and exports logic low signal by the scanner driver of mode.On the contrary, when being posted from displacement
When the leading-out terminal SRO output logic low signals of storage, the phase inverter INV of scanner driver according to illustrative embodiments will
Logic low signal reverse phase is logic high signal and exports logic high signal.As can seen from the waveform of Figure 11, according to example
The scanner driver of property embodiment keeps the logic low signal of long duration after exporting logic high signal.
As shown in figs. 9-11, the leading-out terminal INVO of phase inverter is connected to the control signal wire EM1 of sub-pixel.As sub- picture
The second switch transistor SW2 and the 4th switching transistor SW4 of the internal compensation circuit of element are in response to the output by phase inverter
The control signal conduction of terminal INVO outputs or cut-off.
Only when the leading-out terminal INVO outputs of the phase inverter from scanner driver according to illustrative embodiments are logically high
When signal, the 4th switching transistor SW4, which is just controlled, to shine, to cause sub-pixel for emitting light.Only when from basis as shown in figure 11
Sub-pixel just shines when the leading-out terminal INVO output logic high signals of the phase inverter of the scanner driver of illustrative embodiments.
Under by the way, oganic light-emitting display device can be implemented in smart phone, mobile phone etc..Smart phone and mobile phone configuration
To be closed if input from the user is not present in specific time period.In order to unlock phone, user needs by lower button (example
Such as power key) to open screen.
In the exemplary embodiment, when pressing screen opening button (such as power key) (in time PO), such as Figure 12
Power-on sequence shown in, export logic high signal from the leading-out terminal INVO of the phase inverter of scanner driver in given period ts.
When with test sample comparative example embodiment, according to the shift register SR and phase inverter of test sample
The shared gating low voltage lines VGL of INV, and shift register SR according to an illustrative embodiment of the invention and phase inverter INV
Not shared gating low voltage lines VGL, but shift register SR uses gating low voltage lines VGL and phase inverter INV uses can
Power transformation crimping.
Moreover, the gating low voltage lines VGL for being connected to the phase inverter INV of test sample is always to maintain gating low-voltage, and
With that whether screen opening button is pressed is unrelated.In contrast, it is connected to the variable of phase inverter INV according to illustrative embodiments
The voltage responsive of pressure-wire VEL is swung in screen opening button (or synchronizing).
For example, as being seen from the voltage of the gating low voltage lines VGL of Figure 12, gating low voltage lines VGL is always protected
Gating low-voltage is held, and whether is pressed with screen opening button unrelated.On the contrary, as can in terms of the voltage of variable voltage line VEL
It arrives, voltage is maintained at logic low (L) by variable voltage line VEL, in response to pressing action by voltage on screen opening button
It is switched to logically high (H), logic low is returned after given period ts.Pass through logic low (L) electricity of variable voltage line VEL transmission
The flat gating low-voltage for corresponding to gating low voltage lines VGL.
The voltage for being connected to the variable voltage line VEL of phase inverter INV is swung between first voltage and second voltage.Example
Such as, (but not limited to) can be arranged in the range of -15V to+15V in the voltage of variable voltage line VEL.The electricity of variable voltage line VEL
Pressure is swung so that it is set as high voltage (+, positive voltage) in initial electrical opens the period, all when scanner driver
Low-voltage (-, negative voltage) is set as in period when normal operation circuit.
As can see again from the waveform of Figure 12, from high potential power line ELVDD apply high potential electric power when
Between (" OFF " does not apply period of high potential electric power during indicating, " ON " applies the period of high potential electric power during indicating) with from
The control signal EM1 of scanner driver output is poor from existence time between the time that logic low becomes logically high.
This is because when user presses screen opening button, the high potential voltage from high potential power line ELVDD is simultaneously
Do not apply immediately, but in the after-applied of 1 frame delay (referring to the part 3 of frame).It is however to be noted that from high potential power line
The time that ELVDD applies high potential electric power is not necessarily limited to Figure 12.
In another example, referring to Fig.1 3, can by adjusting the voltage swing sequential of variable voltage line VEL come synchronize from
High potential power line ELVDD applies the time of high potential electric power and from the control signal EM1 that scanner driver exports from logic low
Become the logically high time.
As described above, when applying high potential voltage, scanner driver according to illustrative embodiments is in the given period
Ts outputs are for forcing cut-off to export normal control signal later corresponding to the signal of the transistor of compensation circuit.That is, according to showing
The scanner driver of example property embodiment is real in the way of the phase inverter stabilization output blanking voltage at initial launch (driving)
It is existing.
As a result, when pressing screen opening button, it is forced to end corresponding to the transistor of compensation circuit.Therefore, it is applying
From after the high potential electric power of high potential power line, the anode voltage of Organic Light Emitting Diode OLED is no more than organic light emission for Calais
The conducting voltage (OLED conducting voltages) of diode
In the exemplary embodiment, it because scanner driver exports blanking voltage in the given period, prevents from corresponding to
In transistor (such as SW2 and SW4) misoperation due to residual charge of compensation circuit.Even if this can press screen opening
Also inhibit flicker (that is, brightness moment jumps) when button.In addition, even if when repeating to open and close screen opening button
The blanking voltage for keeping compensation circuit etc. can be stablized, so as to improve or avoid the serious flicker as caused by being accumulated residual charge.
It has been directed to the sub-pixel including these compensation circuits as shown in Figure 4 and has described test sample and exemplary embodiment party
Formula.However, the construction of compensation circuit is without being limited thereto but alterable.For example, the modification of the compensation circuit of Fig. 4 is described below
Example.
As shown in figure 14, according to the sub-pixel of modification further include as basic circuit first switch transistor SW1, drive
Dynamic transistor DT, storage Cst, Organic Light Emitting Diode OLED.Sub-pixel according to modification further includes as inside
The second switch transistor SW2 to the 4th switching transistor SW4 of compensation circuit.
The second switch transistor SW2 to the 4th switching transistor SW4 as internal compensation circuit will be briefly described
Construction, connection relation and function.
Second switch transistor SW2 includes the grid for being connected to the second scan line EM1, is connected to reference voltage line VREF
First electrode and the second electrode being connected between first switch transistor SW1 and storage Cst.Transistor SW2 is used for
Reference voltage is provided to the node for being connected to first switch transistor SW1 and storage Cst.
Third switching transistor SW3 includes the grid for being connected to the first scan line SCAN1, is connected to storage Cst
First electrode between the grid of driving transistor DT and be connected to driving transistor DT second electrode second electrode.The
Three switching transistor SW3 by diode in response to the first scanning signal for connecting to form driving transistor DT to help to sense
The threshold voltage of driving transistor.
4th switching transistor SW4 includes the grid for being connected to the second scan line EM1, is connected to the of driving transistor DT
The second electrode of the first electrode of two electrodes and the node A for the anode for being connected to Organic Light Emitting Diode OLED.4th switch is brilliant
Body pipe SW4 is used for shining in response to the second scanning signal control Organic Light Emitting Diode OLED.
In addition to above-mentioned modification, other compensation circuit structures that present invention can apply to be constructed different from above-mentioned compensation circuit
It makes, one in the compensation circuit that the sub-pixel of wherein display panel includes corresponds to for controlling Organic Light Emitting Diode
Luminous transistor.Above description is given using the example that the basic circuit of sub-pixel and compensation circuit are p-types.So
And the basic circuit and compensation circuit of sub-pixel may be designed as N-type, the waveform for being applied to the signal of these circuits can be according to N-type
And change.
As above, the present invention have stablize output blanking voltage with prevent the compensation circuit in screen opening in sub-pixel by
In residual charge and the advantages of misoperation.Pressed down in screen opening by stablizing output blanking voltage in addition, the present invention has
System improves the advantages of flickering (that is, brightness moment jumps).
It will be apparent to those skilled in the art can without departing from the spirit or scope of the present invention, in this hair
It can carry out various modifications and change in bright.Therefore, the present invention is directed to cover the modification of the present invention and version, as long as it
In the range of following claims and its equivalent.
Claims (14)
1. a kind of oganic light-emitting display device comprising：
Display panel；
The data driver of data-signal is provided to the display panel；And
The scanner driver of scanning signal is provided to the display panel,
The scanner driver includes shift register and phase inverter, and the phase inverter will pass through the output of the shift register
Terminal output scanning signal reverse phase and export the scanning signal after reverse phase,
Wherein, the shift register and the phase inverter are connected to the pressure-wire of separation, are passed by the pressure-wire of these separation
It sends to be elected logical low-voltage, and
Wherein, the shift register is connected to gating low voltage lines, and the phase inverter is connected to variable voltage line.
2. oganic light-emitting display device according to claim 1, wherein when opening the screen of the display panel, institute
The voltage for stating variable voltage line is swung between the first voltage and second voltage with varying level.
3. oganic light-emitting display device according to claim 2, wherein when opening the screen of the display panel, institute
The voltage for stating variable voltage line is maintained at the second voltage in the given period, is then maintained at institute after the given period
State first voltage.
4. oganic light-emitting display device according to claim 1, wherein when opening the screen of the display panel, institute
The voltage for stating variable voltage line is rocked to negative voltage from negative voltage swings to positive voltage, or from positive voltage.
5. oganic light-emitting display device according to claim 3, wherein the second voltage pair of the variable voltage line
The luminous transistor cutoff for the Organic Light Emitting Diode that Ying Yu is used to that the sub-pixel of the control display panel to be made to include
Voltage, the transistor correspond to the display panel the sub-pixel include multiple compensation circuits in one.
6. oganic light-emitting display device according to claim 1, wherein the variation of the voltage of the variable voltage line earlier than
The application of high potential electric power, or simultaneously with the application of high potential electric power.
7. oganic light-emitting display device according to claim 5, wherein when applying high potential electric power, the scanning is driven
Signal of the dynamic device in given period output for making to force cut-off corresponding to the transistor of the compensation circuit, later output are used for
Make the control signal of the transistor normal operation corresponding to the compensation circuit.
8. oganic light-emitting display device according to claim 7, wherein when pressing the screen for opening the display panel
When the button of curtain, it is forced to end corresponding to the transistor of the compensation circuit, the anode voltage of the Organic Light Emitting Diode
No more than the conducting voltage of the Organic Light Emitting Diode.
9. a kind of scanner driver comprising：
Shift register；And
Phase inverter, the phase inverter is by the scanning signal reverse phase exported by the leading-out terminal of the shift register and exports
Scanning signal after reverse phase,
Wherein, the shift register and the phase inverter are connected to the pressure-wire of separation, are passed by the pressure-wire of these separation
It sends to be elected logical low-voltage, and
Wherein, the shift register is connected to gating low voltage lines, and the phase inverter is connected to variable voltage line.
10. scanner driver according to claim 9, wherein the voltage of the variable voltage line is with varying level
First voltage and second voltage between swing.
11. scanner driver according to claim 10, wherein open display panel screen when, it is described can power transformation
The voltage of crimping is maintained at the second voltage in the given period, and first electricity is then maintained at after the given period
Pressure.
12. scanner driver according to claim 10, wherein the voltage of the variable voltage line from negative voltage swings to
Positive voltage, or it is rocked to negative voltage from positive voltage.
13. scanner driver according to claim 10, wherein the second voltage of the variable voltage line corresponds to
Voltage for the luminous transistor cutoff for making Organic Light Emitting Diode that the sub-pixel controlled the display panel includes, it is described
One in multiple compensation circuits that the sub-pixel that transistor corresponds to the display panel includes.
14. scanner driver according to claim 10, wherein the variation of the voltage of the variable voltage line is earlier than high electricity
The application of gesture electric power, or simultaneously with the application of high potential electric power.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2014-0083311 | 2014-07-03 | ||
| KR1020140083311A KR102242892B1 (en) | 2014-07-03 | 2014-07-03 | Scan Driver and Organic Light Emitting Display Device Using the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105280130A CN105280130A (en) | 2016-01-27 |
| CN105280130B true CN105280130B (en) | 2018-10-09 |
Family
ID=55017418
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510386593.4A Active CN105280130B (en) | 2014-07-03 | 2015-06-30 | Scanner driver and the oganic light-emitting display device for using scanner driver |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9805657B2 (en) |
| KR (1) | KR102242892B1 (en) |
| CN (1) | CN105280130B (en) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104318897B (en) * | 2014-11-13 | 2017-06-06 | 合肥鑫晟光电科技有限公司 | A kind of image element circuit, organic EL display panel and display device |
| CN104821153B (en) * | 2015-05-29 | 2017-06-16 | 京东方科技集团股份有限公司 | Gate driving circuit and OLED display |
| CN105702295B (en) * | 2016-01-15 | 2019-06-14 | 京东方科技集团股份有限公司 | Shift register cell, gate driving circuit, display panel and display device |
| CN105788557B (en) * | 2016-05-20 | 2018-06-19 | 武汉华星光电技术有限公司 | GOA driving circuits |
| CN105788509B (en) * | 2016-05-25 | 2019-12-13 | 京东方科技集团股份有限公司 | GOA scanning unit, GOA scanning circuit, display panel and display device |
| KR20180061524A (en) | 2016-11-29 | 2018-06-08 | 엘지디스플레이 주식회사 | Display panel and electroluminescence display using the same |
| KR102406707B1 (en) * | 2017-08-04 | 2022-06-08 | 엘지디스플레이 주식회사 | Gate driver and Organic Light Emitting Diode Display Device including the same |
| KR102631976B1 (en) * | 2017-12-18 | 2024-01-31 | 엘지디스플레이 주식회사 | Gate driver and display device including the same |
| KR102640827B1 (en) | 2018-12-03 | 2024-02-28 | 삼성디스플레이 주식회사 | Display device and driving method thereof |
| KR102598383B1 (en) * | 2018-12-10 | 2023-11-06 | 엘지디스플레이 주식회사 | Display device and signal inversion device |
| KR102586974B1 (en) * | 2018-12-11 | 2023-10-06 | 엘지디스플레이 주식회사 | Display device |
| TWI714317B (en) * | 2019-10-23 | 2020-12-21 | 友達光電股份有限公司 | Pixel circuit and display device having the same |
| US11488538B1 (en) * | 2020-06-01 | 2022-11-01 | Apple Inc. | Display gate drivers for generating low-frequency inverted pulses |
| CN112164371B (en) * | 2020-10-14 | 2022-02-22 | 武汉华星光电半导体显示技术有限公司 | Drive circuit and display panel |
| CN114464120A (en) * | 2020-11-10 | 2022-05-10 | 群创光电股份有限公司 | Electronic device and scanning driving circuit |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1622181A (en) * | 2003-11-27 | 2005-06-01 | 三星Sdi株式会社 | Amoled display and driving method thereof |
| KR20060015812A (en) * | 2004-08-16 | 2006-02-21 | 삼성에스디아이 주식회사 | Light emitting display by using demultiplexer |
| CN1855200A (en) * | 2005-04-28 | 2006-11-01 | 三星Sdi株式会社 | Scan driver, organic light emitting display using the same, and method of driving the organic light emitting display |
| CN101051440A (en) * | 2006-04-06 | 2007-10-10 | 三星Sdi株式会社 | Scan driving circuit and organic light emitting display using the same |
| CN102820007A (en) * | 2012-08-27 | 2012-12-12 | 京东方科技集团股份有限公司 | Array substrate row driving circuit, display panel and display device |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5563624A (en) * | 1990-06-18 | 1996-10-08 | Seiko Epson Corporation | Flat display device and display body driving device |
| US6421038B1 (en) * | 1998-09-19 | 2002-07-16 | Lg. Philips Lcd Co., Ltd. | Active matrix liquid crystal display |
| US7002542B2 (en) * | 1998-09-19 | 2006-02-21 | Lg.Philips Lcd Co., Ltd. | Active matrix liquid crystal display |
| JP4023335B2 (en) * | 2003-02-19 | 2007-12-19 | セイコーエプソン株式会社 | Electro-optical device, driving method of electro-optical device, and electronic apparatus |
| KR100529077B1 (en) * | 2003-11-13 | 2005-11-15 | 삼성에스디아이 주식회사 | Image display apparatus, display panel and driving method thereof |
| KR100599657B1 (en) * | 2005-01-05 | 2006-07-12 | 삼성에스디아이 주식회사 | Display device and driving method thereof |
| TW200707385A (en) * | 2005-07-15 | 2007-02-16 | Seiko Epson Corp | Electronic device, method of driving the same, electro-optical device, and electronic apparatus |
| EP1917656B1 (en) * | 2005-07-29 | 2016-08-24 | Semiconductor Energy Laboratory Co., Ltd. | Display device and driving method thereof |
| JP5468722B2 (en) * | 2006-02-24 | 2014-04-09 | 富士電機株式会社 | Inverter device |
| KR100833754B1 (en) * | 2007-01-15 | 2008-05-29 | 삼성에스디아이 주식회사 | Organic light emitting display and driver circuit thereof |
| KR20080090789A (en) * | 2007-04-06 | 2008-10-09 | 삼성에스디아이 주식회사 | Organic light emitting display device and driving method thereof |
| CN101359511B (en) * | 2007-08-03 | 2011-04-27 | 群康科技(深圳)有限公司 | Shift register and liquid crystal display using the shift register |
| CN101802903A (en) * | 2007-10-04 | 2010-08-11 | 夏普株式会社 | Display device and display device drive method |
| JPWO2009050778A1 (en) * | 2007-10-15 | 2011-02-24 | 富士通株式会社 | Display device having dot matrix type display element |
| TWI366834B (en) * | 2007-11-21 | 2012-06-21 | Wintek Corp | Shift register |
| AU2009292913B2 (en) * | 2008-09-22 | 2014-03-06 | Siemens Industry, Inc. | Systems, devices and methods for managing reactive power |
| TWI406222B (en) * | 2009-05-26 | 2013-08-21 | Chunghwa Picture Tubes Ltd | Gate driver having an output enable control circuit |
| KR101056284B1 (en) * | 2009-10-22 | 2011-08-11 | 삼성모바일디스플레이주식회사 | Sensor Scan Driver and Flat Panel Display with Touch Screen |
| KR101310921B1 (en) * | 2009-12-29 | 2013-09-25 | 엘지디스플레이 주식회사 | Organic Light Emitting Display Device and Driving Method thereof |
| KR101117738B1 (en) * | 2010-03-10 | 2012-02-27 | 삼성모바일디스플레이주식회사 | Display device |
| KR101469479B1 (en) * | 2011-11-09 | 2014-12-08 | 엘지디스플레이 주식회사 | Organic light emitting diode display device and method for driving the same |
| KR101354365B1 (en) * | 2011-12-30 | 2014-01-23 | 하이디스 테크놀로지 주식회사 | Shift Register and Gate Driving Circuit Using the Same |
| KR101998230B1 (en) * | 2012-05-14 | 2019-07-09 | 엘지디스플레이 주식회사 | Display Device |
| CN104658475B (en) * | 2013-11-21 | 2017-04-26 | 乐金显示有限公司 | Organic light emitting diode display device |
| TWI524324B (en) * | 2014-01-28 | 2016-03-01 | 友達光電股份有限公司 | Liquid crystal display |
-
2014
- 2014-07-03 KR KR1020140083311A patent/KR102242892B1/en active IP Right Grant
-
2015
- 2015-06-22 US US14/745,697 patent/US9805657B2/en active Active
- 2015-06-30 CN CN201510386593.4A patent/CN105280130B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1622181A (en) * | 2003-11-27 | 2005-06-01 | 三星Sdi株式会社 | Amoled display and driving method thereof |
| KR20060015812A (en) * | 2004-08-16 | 2006-02-21 | 삼성에스디아이 주식회사 | Light emitting display by using demultiplexer |
| CN1855200A (en) * | 2005-04-28 | 2006-11-01 | 三星Sdi株式会社 | Scan driver, organic light emitting display using the same, and method of driving the organic light emitting display |
| CN101051440A (en) * | 2006-04-06 | 2007-10-10 | 三星Sdi株式会社 | Scan driving circuit and organic light emitting display using the same |
| CN102820007A (en) * | 2012-08-27 | 2012-12-12 | 京东方科技集团股份有限公司 | Array substrate row driving circuit, display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| US20160005359A1 (en) | 2016-01-07 |
| KR20160007847A (en) | 2016-01-21 |
| CN105280130A (en) | 2016-01-27 |
| KR102242892B1 (en) | 2021-04-22 |
| US9805657B2 (en) | 2017-10-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105280130B (en) | Scanner driver and the oganic light-emitting display device for using scanner driver | |
| US11568820B2 (en) | Display panel, display device, and drive method | |
| US11227550B2 (en) | Electronic panel, display device, and driving method | |
| US11107414B2 (en) | Electronic panel, display device and driving method | |
| CN107146575B (en) | Organic light emitting diode display | |
| US11176871B2 (en) | Shift register unit and driving method thereof, gate driving circuit and display device | |
| CN105321462B (en) | Show equipment | |
| CN106652911B (en) | OLED pixel driving circuit and OLED display | |
| CN106652908B (en) | Organic light emitting display panel and its driving method, organic light-emitting display device | |
| CN207217082U (en) | Image element circuit and display device | |
| US9812083B2 (en) | Display device | |
| CN104112427B (en) | Image element circuit and its driving method and display device | |
| CN102654979B (en) | Pixel circuit, display panel, display device and electronic unit | |
| WO2020007054A1 (en) | Shift register unit, gate driving circuit and driving method therefor, and display device | |
| CN104751764B (en) | Display device and its driving method | |
| CN104850270A (en) | Driving method and driving circuit of touch control module set, touch control module set, panel and device | |
| CN109599062A (en) | Pixel circuit and its driving method, display device | |
| CN100570685C (en) | Active-matrix type display device and driving method thereof | |
| CN110262696A (en) | Display device and device and method for driving the display device | |
| CN109509433A (en) | Pixel circuit, display device and image element driving method | |
| CN104157236A (en) | Shift register and grid drive circuit | |
| CN106652901B (en) | Drive circuit and display device using the same | |
| CN110010072A (en) | Pixel circuit and its driving method, display device | |
| CN102576512B (en) | Display device and method for controlling same | |
| CN207425322U (en) | Pixel circuit, display base plate and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |