CN105243708A - Intelligent lock internal hierarchical program and redundancy control framework - Google Patents
Intelligent lock internal hierarchical program and redundancy control framework Download PDFInfo
- Publication number
- CN105243708A CN105243708A CN201510611605.9A CN201510611605A CN105243708A CN 105243708 A CN105243708 A CN 105243708A CN 201510611605 A CN201510611605 A CN 201510611605A CN 105243708 A CN105243708 A CN 105243708A
- Authority
- CN
- China
- Prior art keywords
- chip microcomputer
- main control
- control singlechip
- smart lock
- mark
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Lock And Its Accessories (AREA)
- Hardware Redundancy (AREA)
Abstract
The invention discloses an intelligent lock internal hierarchical program and redundancy control framework comprising a switching module, an enable module, a one-chip microcomputer, and a management module. According to the intelligent lock internal hierarchical program and redundancy control framework, complex degree of one-chip microcomputer programming is simplified, so that program design difficulty of a complex system based on the one-chip microcomputer is reduced greatly, switching of a plurality of working modes is realized via restarting, after each time of restarting, system initialization and internal storage reallocation are carried out, so that occurrence rate of memory overflow or logical error is reduced effectively. According to the intelligent lock internal hierarchical program and redundancy control framework, redundancy control is increased, so that module self fault is controlled in a limited range, fault spreading is avoided, and reliability of program running is guaranteed effectively; and at the same time, fault error positioning is convenient to realize, and convenience of maintenance is increased greatly.
Description
Technical field
The invention belongs to smart lock and control technical field, particularly relate to blocking routine and Redundant Control framework in a kind of smart lock.
Background technology
Present smart lock, by the application of electronic technology of various advanced person in the Based Intelligent Control of lock body, management and automatically controlled unlatching, make it have the characteristics such as more intelligent, management, safety, facility compared to traditional mechanical lock, sales volume is blowout development.But electronic system also exists the problems such as malfunctioning, aging, system crash, for these problems, has had the appearance of some double circuit systems or dual motors system smart lock in recent years, as utility model---stealthy five hole dual system electronic locks.It adopts 2 double circuit systems controlling separately motor, greatly improves the safety and stability of smart lock, but smart lock or the following problem of ubiquity:
1. the system works problem such as internal memory spilling.General system program all adopts structured design procedures, operates in an overall multi cycle body large program, and system operation time is longer or subsistence logic mistake time, easily cause system crash.Although dual system has 2 system works, also there is this problem in each system simultaneously.
2. communication loss between dual system, and lack alternate mode.2 systems all work alone, but lack communication and contact between 2 systems, and as what situation judges the 1st system errors, what situation enables the 2nd system; Simultaneously a long-time Circuits System and another Circuits System vacant of only using, also easily makes the long-time circuit used more easily aging, and vacant circuit does not use for a long time and has problems yet.
Summary of the invention
For solving the problem, the invention provides blocking routine and Redundant Control framework in a kind of smart lock, solve the system problems such as the internal memory spilling that general circuit system occurs, the operation flows such as system testing, switching, management are divided into the operational module of different levels, each module can independent operating non-interference, and provide perfect operation detection and handover mechanism, system refresh internal memory is restarted during switch operating state, system is planned again, the internal memory of a upper mode of operation is released, and improves the reliability of system cloud gray model.In addition, the present invention is directed to communication loss between dual system, and lack the problems such as alternate mode, also propose a kind of dual system redundancy communication mechanism, communication between effective solution dual system and the work problem such as alternately, improve the security of smart lock double circuit system works, stability.
Blocking routine and Redundant Control framework in smart lock of the present invention, it comprises: handover module, enable module, single-chip microcomputer, administration module;
Wherein: handover module, switching command is produced for user or keeper when needs smart lock switches between different operating state;
Administration module, for the verification operation of the administration authority and rights of using of carrying out user or keeper;
Enable module, for when user formally uses smart lock, according to handover module produce switching command in enable instruction, operation is enabled to smart lock;
Single-chip microcomputer comprises: test cell, setting unit, unit to be opened, storage unit and multiple malfunctioning cells; Wherein, storage unit characterizes the working mark of duty for storing, and this working mark comprises: what the latching operation action mark that each malfunctioning cells is corresponding, setting unit were corresponding arranged action mark, the action mark to be launched that unit to be opened is corresponding; The latching operation action mark that each malfunctioning cells is corresponding comprises: the pinning mark that corresponding unlocking action mark of unblanking, corresponding action mark of locking of locking, locking-in state are corresponding and lock opening of bid will corresponding to lock open state; Single-chip microcomputer all can enter corresponding unit according to the working mark record of cell stores after restarting at every turn;
The specific works content of single-chip microcomputer comprises:
In smart lock, single-chip microcomputer is when using for the first time, is introduced into test cell and carries out single-chip microcomputer integrated testability, if test failure, stops the use of single-chip microcomputer; If test passes, then call the administration authority checking that administration module carries out keeper, if the management authentication of input is defective, single-chip microcomputer is still in test cell; If the management authentication of input is qualified, then action mark to be launched is recorded to storage unit, the first autoboot of single-chip microcomputer, then enters unit to be opened according to action mark to be launched;
If now do not use smart lock, then in smart lock, single-chip microcomputer is in unit to be opened always, and now single-chip microcomputer is in low power consumpting state; If use smart lock, then enable the instruction of enabling that handover module produces by module and issue unit to be opened, unit to be opened starts according to enabling instruction the administration authority that setting unit arranges the user of administration module, and be stored to storage unit by arranging action mark, what complete smart lock enables operation, then the first autoboot of single-chip microcomputer in smart lock, then enter setting unit according to arranging action mark;
Setting unit arranges the rights of using of the user of administration module, and pinning mark is recorded to storage unit, then the first autoboot of single-chip microcomputer, and the rear pinning mark independently called in storage unit enters the malfunctioning cells that smart lock pins, to maintain locking-in state;
When single-chip microcomputer receives the switching command of handover module, call the rights of using checking that administration module carries out user, if rights of using are defective, single-chip microcomputer is still in current malfunctioning cells; If rights of using are qualified, then the new working mark switched is recorded to storage unit, then the first autoboot of single-chip microcomputer, and enters corresponding setting unit, unit to be opened or new malfunctioning cells according to the new working mark of memory cell storage.
Further, when switching command instruction needs the rights of using of the user resetting administration module, be recorded to storage unit by arranging action mark, single-chip microcomputer and then enter setting unit after restart;
When switching command instruction needs low power operation, action mark to be launched is recorded to storage unit, single-chip microcomputer and then enter unit to be opened after restart;
When switching command instruction is locked, then action mark of locking is recorded to storage unit, and single-chip microcomputer is introduced into the malfunctioning cells that smart lock locks and carries out upper latching operation after restarting, then pinning mark is recorded to storage unit, instruction of locking completes; Then the single-chip microcomputer pinning mark called after again restarting in storage unit enters the malfunctioning cells that smart lock pins, and maintains locking-in state;
When switching command instruction is unblanked, then unlocking action mark is recorded to storage unit, single-chip microcomputer is introduced into the malfunctioning cells that smart lock unblanks and carries out unlock operation after restarting, and will of then being opened bid by lock is recorded to storage unit, and unlock instruction completes; Then the lock opening of bid will that single-chip microcomputer calls after again restarting in storage unit enters smart lock and lock the malfunctioning cells opened, and maintains and locks open state.
Further, described single-chip microcomputer comprises: the first main control singlechip and the second main control singlechip two main control singlechips;
When main control singlechip in work breaks down, send fault-signal to another main control singlechip, replace fault main control singlechip to work by it.
Further, described malfunctioning cells controls to perform corresponding operating by mair motor driver module with from motor drive module two motor drive modules;
When the motor drive module in working breaks down, control another motor drive module work by the main control singlechip controlling its work.
Further, described single-chip microcomputer comprises: the first main control singlechip and the second main control singlechip two main control singlechips, two single-chip microcomputer Time-sharing control, carry out Redundant Control switching by redundancy communication mechanism between the first main control singlechip and the second main control singlechip.
Further, redundancy communication mechanism particular content is as follows:
First main control singlechip and the second main control singlechip are once shaken hands every 5s, and handshaking information is divided into request and response, and every 5s initiates handshake request by the second main control singlechip:
If the first main control singlechip response, show working properly at present, simultaneously the first main control singlechip and the second main control singlechip duty are done and are once freely switched, and namely the first main control singlechip and the second main control singlechip carry out an identity and switch;
If the non-normal response of the first main control singlechip fault, then the second main control singlechip continues request-reply every 1s, continuous handshake request of initiating for 3 times does not all obtain response, then by the work of the second main control singlechip adapter first main control singlechip, and point out custom system to there is fault.
Further, if in handshake request process, the first main control singlechip normally works, then feed back to the second main control singlechip time delay outstanding message, after the first main control singlechip processes work at present, by the work of the second main control singlechip adapter first main control singlechip.
Further, in the switching of test cell, setting unit, unit to be opened, storage unit and each malfunctioning cells, there is single-chip microcomputer internal memory Overflow handling; That is:
During each switching, single-chip microcomputer is all restarted, and again plan the internal memory switching rear mode of operation, the internal memory of a upper mode of operation is released.
Beneficial effect:
The invention provides blocking routine and Redundant Control framework in a kind of smart lock, by the operation flows such as system testing, switching, management being divided into the operational module of different levels, each mode of operation switches by restarting, all can to system carry out initialization and again storage allocation after restarting at every turn, effectively reduce internal memory like this and overflow or the appearance of logic error situation.
Modules is separate, and the degree of coupling reduces, and certain is changed or the impact produced that makes mistakes has been limited in, in very limited scope, to impact, drastically increase the stability of system to other parts of system.
In addition, the dual system redundancy communication mechanism that the present invention proposes, communication between effective solution dual system and the work problem such as alternately, module faults itself is made to be controlled in limited range, there will not be the possibility of fault pervasion, improve the security of smart lock double circuit system works, stability., the location of bug is also easy to meanwhile, also has very large lifting to the convenience of maintenance.
Accompanying drawing explanation
Fig. 1 is blocking routine configuration diagram of the present invention;
Fig. 2 is Redundant Control configuration diagram of the present invention.
Embodiment
Switching of the present invention is restarted by single-chip microcomputer to ensure each mode of operation independent operating, different working modes is only had just can be switched by single-chip microcomputer autoboot and jumps to another operational module, the independence that system works is run under each pattern can be ensured like this, internal memory can be effectively reduced and overflow or the appearance of logic error situation.
As shown in Figure 1, blocking routine and Redundant Control framework in smart lock of the present invention, it comprises: handover module, enable module, single-chip microcomputer, administration module; Wherein: handover module, switching command is produced for user or keeper when needs smart lock switches between different operating state;
Administration module, for the verification operation of the administration authority and rights of using of carrying out user or keeper;
Enable module, for when user formally uses smart lock, according to handover module produce switching command in enable instruction, operation is enabled to smart lock.
Single-chip microcomputer comprises: test cell, setting unit, unit to be opened, storage unit and multiple malfunctioning cells; Wherein, storage unit characterizes the working mark of duty for storing, and this working mark comprises: what the latching operation action mark that each malfunctioning cells is corresponding, setting unit were corresponding arranged action mark, the action mark to be launched that unit to be opened is corresponding; The latching operation action mark that each malfunctioning cells is corresponding comprises: the pinning mark that corresponding unlocking action mark of unblanking, corresponding action mark of locking of locking, locking-in state are corresponding and lock opening of bid will corresponding to lock open state; Single-chip microcomputer all can enter corresponding unit according to the working mark record of cell stores after restarting at every turn;
The specific works content of single-chip microcomputer comprises:
In smart lock, single-chip microcomputer is when using for the first time, is introduced into test cell and carries out single-chip microcomputer integrated testability, if test failure, stops the use of single-chip microcomputer; If test passes, then call the administration authority checking that administration module carries out keeper, if the management authentication of input is defective, single-chip microcomputer is still in test cell; If the management authentication of input is qualified, then action mark to be launched is recorded to storage unit, the first autoboot of single-chip microcomputer, then enters unit to be opened according to action mark to be launched;
If now do not use smart lock, then in smart lock, single-chip microcomputer is in unit to be opened always, and now single-chip microcomputer is in low power consumpting state; If use smart lock, then enable the instruction of enabling that handover module produces by module and issue unit to be opened, unit to be opened starts according to enabling instruction the administration authority that setting unit arranges the user of administration module, and be stored to storage unit by arranging action mark, what complete smart lock enables operation, then the first autoboot of single-chip microcomputer in smart lock, then enter setting unit according to arranging action mark;
Setting unit arranges the rights of using of the user of administration module, and pinning mark is recorded to storage unit, then the first autoboot of single-chip microcomputer, and the rear pinning mark independently called in storage unit enters the malfunctioning cells that smart lock pins, to maintain locking-in state;
When single-chip microcomputer receives the switching command of handover module, call the rights of using checking that administration module carries out user, if rights of using are defective, single-chip microcomputer is still in current malfunctioning cells; If rights of using are qualified, then the new working mark switched is recorded to storage unit, then the first autoboot of single-chip microcomputer, and enters corresponding setting unit, unit to be opened or new malfunctioning cells according to the new working mark of memory cell storage.
Further, when switching command instruction needs the rights of using of the user resetting administration module, be recorded to storage unit by arranging action mark, single-chip microcomputer and then enter setting unit after restart;
When switching command instruction needs low power operation, action mark to be launched is recorded to storage unit, single-chip microcomputer and then enter unit to be opened after restart;
When switching command instruction is locked, then action mark of locking is recorded to storage unit, and single-chip microcomputer is introduced into the malfunctioning cells that smart lock locks and carries out upper latching operation after restarting, then pinning mark is recorded to storage unit, instruction of locking completes; Then the single-chip microcomputer pinning mark called after again restarting in storage unit enters the malfunctioning cells that smart lock pins, and maintains locking-in state;
When switching command instruction is unblanked, then unlocking action mark is recorded to storage unit, single-chip microcomputer is introduced into the malfunctioning cells that smart lock unblanks and carries out unlock operation after restarting, and will of then being opened bid by lock is recorded to storage unit, and unlock instruction completes; Then the lock opening of bid will that single-chip microcomputer calls after again restarting in storage unit enters smart lock and lock the malfunctioning cells opened, and maintains and locks open state.
Above-mentioned startup module comprises: bluetooth module and card reading module.
Single-chip microcomputer in whole smart lock is divided into multiple operational module and carries out switch operating by the present invention, and pattern is switched to be restarted by single-chip microcomputer and realizes, and each mode of operation is independent operating.Different working modes is only when user needs, make single-chip microcomputer autoboot by certain method of operating and switch to jump to another mode of operation, the independence that system works is run under each pattern can be ensured like this, internal memory can be effectively reduced and overflow or the appearance of logic error situation.The division of operational module reduces difficulty and the complexity of exploitation Single Chip Microcomputer (SCM) program.
Effect preferably, after single-chip microcomputer powers on, first initialization can be carried out, to the serial ports, register, storer, RAM district etc. of single-chip microcomputer self, the peripherals of initialization system simultaneously, and close unnecessary peripherals to reduce power consumption, in corresponding mode of operation flow process, start its work more when needed, fault detect is carried out to peripherals simultaneously.
Effect is good, is provided with Redundant Control, as shown in Figure 2, is presented as: described single-chip microcomputer comprises: the first main control singlechip and the second main control singlechip two main control singlechips in smart lock of the present invention in the blocking routine of single-chip microcomputer and Redundant Control framework; When main control singlechip in work breaks down, send fault-signal to another main control singlechip, replace fault main control singlechip to work by it.Further, described malfunctioning cells controls to perform corresponding operating by mair motor driver module with from motor drive module two motor drive modules; When the motor drive module in working breaks down, control another motor drive module work by the main control singlechip controlling its work.
Further, described single-chip microcomputer comprises: the first main control singlechip and the second main control singlechip two main control singlechips, two single-chip microcomputer Time-sharing control, carry out Redundant Control switching by redundancy communication mechanism between the first main control singlechip and the second main control singlechip.
Reliable in order to ensure shaking hands, add communications protection mechanism, have start bit+frame length+information code+answer back code+check code+stop bit.Concrete redundancy communication mechanism is as follows: the first main control singlechip and the second main control singlechip are once shaken hands every 5s, handshaking information is divided into request and response, every 5s initiates handshake request by the second main control singlechip: if the first main control singlechip is replied, show working properly at present, simultaneously the first main control singlechip and the second main control singlechip duty are done and are once freely switched, and namely the first main control singlechip and the second main control singlechip carry out an identity and switch; If the non-normal response of the first main control singlechip fault, then the second main control singlechip continues request-reply every 1s, continuous handshake request of initiating for 3 times does not all obtain response, then by the work of the second main control singlechip adapter first main control singlechip, and point out custom system to there is fault.
If in request process, the first main control singlechip normally works, then feed back to the second main control singlechip time delay outstanding message, until after the first main control singlechip processes work at present, is worked by the second main control singlechip adapter system.
Effect is good, in the pattern of test cell, setting unit, unit to be opened, storage unit and multiple malfunctioning cells switches, there is single-chip microcomputer internal memory Overflow handling; That is:
After each pattern switches, single-chip microcomputer is all restarted, and again to plan this mode memory, the internal memory of a upper mode of operation is released.Originally do not carry out each pattern of system reboot just to switch in different loop bodies, and can not restart and be optimized single-chip microcomputer internal memory, long-time use can cause Installed System Memory excessively to take even internal memory spilling, and causes system works abnormal.
Compliance test result:
Suppose, bluetooth module normal working probability is 0.9, single-chip microcomputer normal working probability is 0.9, motor drive module normal working probability is 0.8, card reading module normal working probability is 0.8, general intelligence lock is all adopt single operation circuit to control, i.e. an independent line bluetooth module-main control singlechip 1-mair motor driver module, then the probability that this circuit can normally work is 0.9*0.9*0.8=0.648; Namely another line card reading module-main control singlechip 2-is from motor drive module separately, then the probability that this circuit can normally work is 0.8*0.9*0.8=0.576; After adding redundant circuit, the probability of normal work promotes very large, only have bluetooth module and card reading module simultaneous faults or two main control singlechip simultaneous faultss or two drive motor simultaneous faults systems just can cisco unity malfunction, and this normal working probability can be got by calculating, namely reach 0.9313, reliability greatly improves.
Adopt hierarchical control failure rate also greatly to reduce, conventional programming techniques adopts serial order to perform thinking, and the fault delivery that each module that order thereafter can be caused to perform produces is to next stage, and causing trouble rate greatly increases.I.e. certain module only Exactly-once in life period of equipment, its mistake produced also can be always lifelong with equipment, cause the long-term existence of potential safety hazard.Being calculated as follows of concrete failure rate:
Suppose that the probability that each module normally works is 0.9, then the probability that multiple module can normally work is just long-pending relation, if 3 work in series modules, then normal working probability 0.9*0.9*0.9=0.729, can causing trouble rate greatly increase.If change module work into hierarchical control, then normal work ratio is independent of each other, each module is independently, self work complete exit restart after, do not restart the normal work that also would not affect other modules, namely error rate is all limited in own range, still be faults itself rate, can not the mistake of self be added in other modules, therefore, be actually and reduce system failure rate.
Certainly; the present invention also can have other various embodiments; when not deviating from the present invention's spirit and essence thereof; those of ordinary skill in the art are when making various corresponding change and distortion according to the present invention, but these change accordingly and are out of shape the protection domain that all should belong to the claim appended by the present invention.
Claims (8)
1. blocking routine and a Redundant Control framework in smart lock, is characterized in that, comprising: handover module, enable module, single-chip microcomputer, administration module;
Wherein: handover module, switching command is produced for user or keeper when needs smart lock switches between different operating state;
Administration module, for the verification operation of the administration authority and rights of using of carrying out user or keeper;
Enable module, for when user formally uses smart lock, according to handover module produce switching command in enable instruction, operation is enabled to smart lock;
Single-chip microcomputer comprises: test cell, setting unit, unit to be opened, storage unit and multiple malfunctioning cells; Wherein, storage unit characterizes the working mark of duty for storing, and this working mark comprises: what the latching operation action mark that each malfunctioning cells is corresponding, setting unit were corresponding arranged action mark, the action mark to be launched that unit to be opened is corresponding; The latching operation action mark that each malfunctioning cells is corresponding comprises: the pinning mark that corresponding unlocking action mark of unblanking, corresponding action mark of locking of locking, locking-in state are corresponding and lock opening of bid will corresponding to lock open state; Single-chip microcomputer all can enter corresponding unit according to the working mark record of cell stores after restarting at every turn;
The specific works content of single-chip microcomputer comprises:
In smart lock, single-chip microcomputer is when using for the first time, is introduced into test cell and carries out single-chip microcomputer integrated testability, if test failure, stops the use of single-chip microcomputer; If test passes, then call the administration authority checking that administration module carries out keeper, if the management authentication of input is defective, single-chip microcomputer is still in test cell; If the management authentication of input is qualified, then action mark to be launched is recorded to storage unit, the first autoboot of single-chip microcomputer, then enters unit to be opened according to action mark to be launched;
If now do not use smart lock, then in smart lock, single-chip microcomputer is in unit to be opened always, and now single-chip microcomputer is in low power consumpting state; If use smart lock, then enable the instruction of enabling that handover module produces by module and issue unit to be opened, unit to be opened starts according to enabling instruction the administration authority that setting unit arranges the user of administration module, and be stored to storage unit by arranging action mark, what complete smart lock enables operation, then the first autoboot of single-chip microcomputer in smart lock, then enter setting unit according to arranging action mark;
Setting unit arranges the rights of using of the user of administration module, and pinning mark is recorded to storage unit, then the first autoboot of single-chip microcomputer, and the rear pinning mark independently called in storage unit enters the malfunctioning cells that smart lock pins, to maintain locking-in state;
When single-chip microcomputer receives the switching command of handover module, call the rights of using checking that administration module carries out user, if rights of using are defective, single-chip microcomputer is still in current malfunctioning cells; If rights of using are qualified, then the new working mark switched is recorded to storage unit, then the first autoboot of single-chip microcomputer, and enters corresponding setting unit, unit to be opened or new malfunctioning cells according to the new working mark of memory cell storage.
2. blocking routine and Redundant Control framework in smart lock as claimed in claim 1, is characterized in that,
When switching command instruction needs the rights of using of the user resetting administration module, be recorded to storage unit by arranging action mark, single-chip microcomputer and then enter setting unit after restart;
When switching command instruction needs low power operation, action mark to be launched is recorded to storage unit, single-chip microcomputer and then enter unit to be opened after restart;
When switching command instruction is locked, then action mark of locking is recorded to storage unit, and single-chip microcomputer is introduced into the malfunctioning cells that smart lock locks and carries out upper latching operation after restarting, then pinning mark is recorded to storage unit, instruction of locking completes; Then the single-chip microcomputer pinning mark called after again restarting in storage unit enters the malfunctioning cells that smart lock pins, and maintains locking-in state;
When switching command instruction is unblanked, then unlocking action mark is recorded to storage unit, single-chip microcomputer is introduced into the malfunctioning cells that smart lock unblanks and carries out unlock operation after restarting, and will of then being opened bid by lock is recorded to storage unit, and unlock instruction completes; Then the lock opening of bid will that single-chip microcomputer calls after again restarting in storage unit enters smart lock and lock the malfunctioning cells opened, and maintains and locks open state.
3. blocking routine and Redundant Control framework in smart lock as claimed in claim 1, is characterized in that,
Described single-chip microcomputer comprises: the first main control singlechip and the second main control singlechip two main control singlechips;
When main control singlechip in work breaks down, send fault-signal to another main control singlechip, replace fault main control singlechip to work by it.
4. blocking routine and Redundant Control framework in smart lock as claimed in claim 2, is characterized in that,
Described malfunctioning cells controls to perform corresponding operating by mair motor driver module with from motor drive module two motor drive modules;
When the motor drive module in working breaks down, control another motor drive module work by the main control singlechip controlling its work.
5. blocking routine and Redundant Control framework in smart lock as claimed in claim 1, is characterized in that,
Described single-chip microcomputer comprises: the first main control singlechip and the second main control singlechip two main control singlechips, two single-chip microcomputer Time-sharing control, carry out Redundant Control switching by redundancy communication mechanism between the first main control singlechip and the second main control singlechip.
6. blocking routine and Redundant Control framework in smart lock as claimed in claim 4, it is characterized in that, redundancy communication mechanism particular content is as follows:
First main control singlechip and the second main control singlechip are once shaken hands every 5s, and handshaking information is divided into request and response, and every 5s initiates handshake request by the second main control singlechip:
If the first main control singlechip response, show working properly at present, simultaneously the first main control singlechip and the second main control singlechip duty are done and are once freely switched, and namely the first main control singlechip and the second main control singlechip carry out an identity and switch;
If the non-normal response of the first main control singlechip fault, then the second main control singlechip continues request-reply every 1s, continuous handshake request of initiating for 3 times does not all obtain response, then by the work of the second main control singlechip adapter first main control singlechip, and point out custom system to there is fault.
7. blocking routine and Redundant Control framework in smart lock as claimed in claim 5, it is characterized in that, if in handshake request process, first main control singlechip normally works, then feed back to the second main control singlechip time delay outstanding message, after the first main control singlechip processes work at present, by the work of the second main control singlechip adapter first main control singlechip.
8. blocking routine and Redundant Control framework in smart lock as claimed in claim 1, is characterized in that in the switching of test cell, setting unit, unit to be opened, storage unit and each malfunctioning cells, there is single-chip microcomputer internal memory Overflow handling; That is:
During each switching, single-chip microcomputer is all restarted, and again plan the internal memory switching rear mode of operation, the internal memory of a upper mode of operation is released.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510611605.9A CN105243708B (en) | 2015-09-22 | 2015-09-22 | Blocking routine and Redundant Control framework in a kind of smart lock |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510611605.9A CN105243708B (en) | 2015-09-22 | 2015-09-22 | Blocking routine and Redundant Control framework in a kind of smart lock |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105243708A true CN105243708A (en) | 2016-01-13 |
| CN105243708B CN105243708B (en) | 2017-08-29 |
Family
ID=55041336
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510611605.9A Active CN105243708B (en) | 2015-09-22 | 2015-09-22 | Blocking routine and Redundant Control framework in a kind of smart lock |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105243708B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106708592A (en) * | 2017-01-25 | 2017-05-24 | 北京鸿智电通科技有限公司 | Microcontroller and code programming method for microcontroller |
| CN107577225A (en) * | 2017-10-11 | 2018-01-12 | 深圳市朗仁科技有限公司 | Shared bicycle smart lock method of testing and device |
| CN109147130A (en) * | 2018-08-28 | 2019-01-04 | 昆明理工大学 | A kind of electronic lock and its reading/writing method with dual-memory |
| CN115311766A (en) * | 2022-08-08 | 2022-11-08 | 广东汇泰龙科技股份有限公司 | Intelligent lock control method, system and storage medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050193283A1 (en) * | 2003-12-30 | 2005-09-01 | Reinhardt Steven K. | Buffering unchecked stores for fault detection in redundant multithreading systems using speculative memory support |
| CN101615031A (en) * | 2009-05-07 | 2009-12-30 | 浙江中控自动化仪表有限公司 | The failure detection circuit of embedded dual processor system |
| CN102075011A (en) * | 2009-11-20 | 2011-05-25 | 深圳长城开发科技股份有限公司 | Electricity concentrator with restoration function |
| WO2013101193A1 (en) * | 2011-12-30 | 2013-07-04 | Intel Corporation | Method and device for managing hardware errors in a multi-core environment |
| WO2013156315A1 (en) * | 2012-04-18 | 2013-10-24 | Schneider Electric Industries Sas | Method of secure management of a memory space for microcontroller |
| US20140297993A1 (en) * | 2013-03-26 | 2014-10-02 | Via Technologies, Inc. | Uncore microcode rom |
-
2015
- 2015-09-22 CN CN201510611605.9A patent/CN105243708B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050193283A1 (en) * | 2003-12-30 | 2005-09-01 | Reinhardt Steven K. | Buffering unchecked stores for fault detection in redundant multithreading systems using speculative memory support |
| CN101615031A (en) * | 2009-05-07 | 2009-12-30 | 浙江中控自动化仪表有限公司 | The failure detection circuit of embedded dual processor system |
| CN102075011A (en) * | 2009-11-20 | 2011-05-25 | 深圳长城开发科技股份有限公司 | Electricity concentrator with restoration function |
| WO2013101193A1 (en) * | 2011-12-30 | 2013-07-04 | Intel Corporation | Method and device for managing hardware errors in a multi-core environment |
| WO2013156315A1 (en) * | 2012-04-18 | 2013-10-24 | Schneider Electric Industries Sas | Method of secure management of a memory space for microcontroller |
| US20140297993A1 (en) * | 2013-03-26 | 2014-10-02 | Via Technologies, Inc. | Uncore microcode rom |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106708592A (en) * | 2017-01-25 | 2017-05-24 | 北京鸿智电通科技有限公司 | Microcontroller and code programming method for microcontroller |
| CN107577225A (en) * | 2017-10-11 | 2018-01-12 | 深圳市朗仁科技有限公司 | Shared bicycle smart lock method of testing and device |
| CN109147130A (en) * | 2018-08-28 | 2019-01-04 | 昆明理工大学 | A kind of electronic lock and its reading/writing method with dual-memory |
| CN115311766A (en) * | 2022-08-08 | 2022-11-08 | 广东汇泰龙科技股份有限公司 | Intelligent lock control method, system and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105243708B (en) | 2017-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9600370B2 (en) | Server system | |
| CN105243708A (en) | Intelligent lock internal hierarchical program and redundancy control framework | |
| CN105404538A (en) | FPGA-based device and method for loading and upgrading object codes | |
| CN107347018A (en) | A kind of triple redundance 1553B bus dynamic switching methods | |
| CN104731668B (en) | The fault management of FPGA triplication redundancy frameworks and recovery controller and its control method | |
| CN104407948B (en) | A kind of cold standby redundant star borne computer power up handover control system and method | |
| CN103268243B (en) | A kind of performance element on the spot remote online upgrade-system of chain type current transformer | |
| CN108248417B (en) | Dual-processor charging pile control device | |
| CN107463459A (en) | Store method, device, system and the terminal device of system exception internal storage data | |
| CN109634171B (en) | Dual-core dual-lock-step two-out-of-two framework and safety platform thereof | |
| CN102799260A (en) | Circuit and method for managing SOC chip by low-power consumption mode based on clock off | |
| CN105468470A (en) | D-trigger watchdog MCU monitoring circuit and use method thereof | |
| US11604635B2 (en) | Online program updating method | |
| CN105760165A (en) | MCU self-backup loading and refreshing method | |
| CN109491821A (en) | Primary particle inversion resistant hardened system and method | |
| CN107704258A (en) | Uboot upgrade methods, system and terminal device | |
| CN104090788A (en) | Method and system for configuring and running satellite-borne software on basis of load | |
| CN102253844B (en) | Method and device for starting processor | |
| CN110413456A (en) | Triple redundance data voting system and method step by step | |
| CN105808462A (en) | Simulated memory realized based on FPGA (Field Programmable Gate Array), realization method for simulated memory and computer | |
| CN103890713B (en) | Device and method for managing the register information in processing system | |
| CN111124780B (en) | UPI Link speed reduction test method, system, terminal and storage medium | |
| CN100555260C (en) | The integrating device of master-controlled bottom layer managing plane and method | |
| CN110764829B (en) | Multi-path server CPU isolation method and system | |
| CN109783266B (en) | Multimode redundancy and data maintenance system for space computer boot sector |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |