CN105206244B - A kind of GOA circuits and liquid crystal display - Google Patents
A kind of GOA circuits and liquid crystal display Download PDFInfo
- Publication number
- CN105206244B CN105206244B CN201510719419.7A CN201510719419A CN105206244B CN 105206244 B CN105206244 B CN 105206244B CN 201510719419 A CN201510719419 A CN 201510719419A CN 105206244 B CN105206244 B CN 105206244B
- Authority
- CN
- China
- Prior art keywords
- transistor
- signal
- goa
- grid
- grades
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0412—Digitisers structurally integrated in a display
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
- G06F3/04164—Connections between sensors and controllers, e.g. routing lines between electrodes and connection pads
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
- G06F3/0418—Control or interface arrangements specially adapted for digitisers for error correction or compensation, e.g. based on parallax, calibration or alignment
- G06F3/04184—Synchronisation with the driving of the display or the backlighting unit to avoid interferences generated internally
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0202—Addressing of scan or signal lines
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
Abstract
The invention discloses a kind of GOA circuits and liquid crystal display.The GOA circuits include multiple GOA units of cascade, and N grades of GOA units include：Common signal point control module, signal point control module and GAS signal function modules, wherein, common signal point control module is used for after the All Gate On stages level for pulling up common signal point；Signal point control module is used for the level of the pulldown gate signaling point after the All Gate On stages；GAS signal functions module realizes the All Gate On functions of GOA circuits using the first and second GAS signals and the output of N grades of gate drive signals is controlled during touch screen is scanned.By the above-mentioned means, the present invention can electric leakage of the control gate signaling point after the All Gate On stages to reduce the risk of GOA circuit malfunctions, it is ensured that the normal work of GOA circuits.
Description
Technical field
The present invention relates to field of liquid crystals, more particularly to a kind of GOA circuits and liquid crystal display.
Background technology
Gate driver on array, abbreviation GOA, refer to utilize existing Thin Film Transistor-LCD Array
Raster data model (Gate) signal is produced on Array substrates by processing procedure, realizes the technology progressively scanned to liquid crystal display.
With the increasingly quickening of mobile intelligent process, touch screen (Touch Panel, TP) technology especially In Cell
Touch Panel technologies have obtained further development.Wherein, In Cell Touch Panel refer to brilliant using existing film
The touch-control pad (Pad) of touch screen part is produced on Array substrates by body pipe liquid crystal display Array processing procedures, realizes touch-control
Function.
The GOA circuits of existing collocation In Cell Touch Panel technologies are realizing all gate drive signals openings
It is possible that the risk of GOA circuit functions failure, such as All Gate On post tensioned unbonded prestressed concrete signals after (All Gate On) function
Point electric leakage causes GOA circuits to fail so as to cause the current potential of signal point to be in abnormal condition.In addition,
During touch screen is scanned, scanning signal can be produced on touch-control pad, the scanning signal can be to the gate drive signal in GOA circuits
Influence is produced, and then influences the normal display of liquid crystal display.
Wherein, All Gate On functions refer to by all gate drive signals in GOA circuits be set to significant level with
Liquid crystal display is scanned simultaneously, so as to remove liquid crystal display from each picture when entering blank screen awakening phase in the blank screen stage
The problem of electric charge of vegetarian refreshments remaining is to solve ghost occur during start.
The content of the invention
The present invention solves the technical problem of a kind of GOA circuits and liquid crystal display is provided, All can be reduced
After Gate On while the risk of GOA circuit malfunctions, eliminate what scanning signal was produced to the gate drive signal in GOA circuits
Influence, so as to ensure the normal work of GOA circuits.
In order to solve the above technical problems, one aspect of the present invention is：A kind of GOA circuits are provided, for liquid
Crystal display, the GOA circuits include multiple GOA units of cascade, wherein, N grades of GOA units include：It is positive and negative scan module, defeated
Go out control module, drop-down module, common signal point control module, signal point control module and GAS signal function modules；Just
Counter-scanning module is used for the forward scan or reverse scan that GOA circuits are controlled using the first drive signal and the second drive signal；
Output control module is used for the output that N grades of gate drive signals are controlled during the effect of N grades of GOA units；Pull down module
For pulling down the level of N grades of gate drive signals between the inaction period of N grades of GOA units and during touch screen is scanned
Control the output of N grades of gate drive signals；Common signal point control module is used in all gate drive signal opening functions
Stage pulls down the level of common signal point, in the level into blank screen awakening phase pull-up common signal point and in N grades of GOA
The level of common signal point is controlled during the effect of unit；Signal point control module is used for the effect in N grades of GOA units
The level of period control gate signaling point and the level in entrance blank screen awakening phase pulldown gate signaling point；GAS signals are made
With module be used for using the first GAS signals and the 2nd GAS signals realize all gate drive signal opening functions of GOA circuits with
And the output of N grades of gate drive signals is controlled during touch screen is scanned；Wherein, all gate drive signals open work(
It can refer in the stage all gate drive signals in the GOA circuits being set to significant level with while entering liquid crystal display
The stage of row scanning.
Wherein, positive and negative scan module includes the first transistor and second transistor, the grid of the first transistor and N-2 grades
Gate drive signal is connected, and the drain electrode of the first transistor is connected with the first drive signal, and source electrode and the grid of the first transistor are believed
Number point connection, the grid of second transistor is connected with N+2 grade gate drive signals, and the drain electrode of second transistor and second drives
Signal is connected, and the source electrode of second transistor is connected with signal point；Output control module includes third transistor and the first electricity
Hold, the grid of third transistor is connected with one end of the first electric capacity and signal point respectively, the source electrode of third transistor and the
The other end of one electric capacity and N grades of gate drive signal connections, the drain electrode of third transistor are connected with the first control clock；Drop-down
Module includes the 4th transistor, and the grid of the 4th transistor is connected with common signal point, and the source electrode and negative pressure of the 4th transistor are permanent
Signal connection is pressed, the drain electrode of the 4th transistor is connected with N grades of gate drive signals；Common signal point control module includes the 5th
Transistor, the 6th transistor, the 7th transistor and the 8th transistor, the grid of the 5th transistor are believed after being connected with drain electrode with resetting
Number connection, the source electrode of the 5th transistor is connected with common signal point, and the grid of the 6th transistor is connected with signal point, and the 6th
The source electrode of transistor is connected with the second control clock, and the drain electrode of the 6th transistor is connected with common signal point, the 7th transistor
Grid be connected with the second control clock, and the source electrode of the 7th transistor is connected with common signal point, the drain electrode of the 7th transistor and just
Constant voltage signal connection is pressed, the grid of the 8th transistor is connected with the first GAS signals, source electrode and the negative pressure constant pressure of the 8th transistor are believed
Number connection, the drain electrode of the 8th transistor is connected with common signal point；Signal point control module includes the 9th transistor, the tenth
Transistor and the 11st transistor, the grid of the 9th transistor are connected with the first control clock, the source electrode of the 9th transistor and the
The drain electrode connection of ten transistors, the drain electrode of the 9th transistor is connected with signal point, grid and the public letter of the tenth transistor
Number point connection, the source electrode of the tenth transistor is connected with negative pressure constant voltage signal, the grid of the 11st transistor and the 5th transistor
Grid is connected, and the source electrode of the 11st transistor is connected with negative pressure constant voltage signal, drain electrode and the signal point of the 11st transistor
Connection；GAS signal functions unit includes the tenth two-transistor and the 13rd transistor, and the grid and source electrode of the tenth two-transistor connect
The first GAS signals are received after connecing, the drain electrode of the tenth two-transistor is connected with N grades of gate drive signals, the 13rd transistor
Grid receives the 2nd GAS signals, and the source electrode of the 13rd transistor is connected with negative pressure constant voltage signal, the drain electrode of the 13rd transistor and
N grades of gate drive signal connections.
Wherein, circuit further comprises the first electric leakage control module, for being reduced during the effect of N grades of GOA units
The electric leakage of signal point；Wherein, the first electric leakage control module includes the 14th transistor, and the 14th strings of transistors is connected to the 9th
Between the drain electrode of transistor and the grid of third transistor, the grid of the 14th transistor is connected with malleation constant voltage signal, and the tenth
The source electrode of four transistors and the grid of third transistor are connected, and the drain electrode of the 14th transistor connects with the drain electrode of the 9th transistor
Connect.
Wherein, circuit further comprises the second electric leakage control module, for signal point during reducing touch screen scanning
Electric leakage；Wherein, the second electric leakage control module includes the 15th transistor and the 16th transistor, the grid of the 15th transistor
Be connected with the first drive signal, the grid of the 16th transistor is connected with the second drive signal, the source electrode of the 15th transistor with
It is connected after the source electrode connection of 16th transistor with the drain electrode of the 9th transistor, drain electrode and the 16th crystal of the 15th transistor
It is connected after the drain electrode connection of pipe with the source electrode of the first transistor.
Wherein, circuit further comprises common signal point secondary control module, for the action period in N grades of GOA units
Between auxiliary common signal point control module control the level of common signal point；Wherein, common signal point secondary control module is concatenated
In second control clock and the 6th transistor source electrode between, common signal point secondary control module include the 17th transistor and
18th transistor, the grid of the 17th transistor is connected with the first drive signal, and the grid of the 18th transistor and second drives
The source electrode of dynamic signal connection, the 17th transistor and the 18th transistor is connected with the source electrode of the 6th transistor, the 17th crystal
The drain electrode of pipe and the 18th transistor is connected with the second control clock.
Wherein, GOA circuits receive the first clock signal, second clock signal, the 3rd clock signal and the 4th clock signal,
Wherein, the first clock signal, second clock signal, the 3rd clock signal, the 4th clock signal GOA circuits action period according to
Secondary timesharing is effective；GOA unit of the GOA circuits including odd level cascades the GOA unit of the first GOA sub-circuits to be formed and even level
Cascade the 2nd GOA sub-circuits formed；In the first GOA sub-circuits, the first clock signal and the 3rd clock signal interlaced alternative
It is input to the first control clock and the second control clock；In the 2nd GOA sub-circuits, second clock signal and the 4th clock signal
Interlaced alternative is input to the first control clock and the second control clock.
Wherein, in touch screen sweep phase, the first clock signal, second clock signal, the 3rd clock signal, the 4th clock
Signal and negative pressure constant voltage signal output scanning pulse signal.
Wherein, in the blank screen stage of liquid crystal display, the first GAS signals are high level signal, and the 2nd GAS signals are low electricity
Ordinary mail number.
Wherein, the blank screen stage of liquid crystal display includes touch control detection stage and all gate drive signal opening function ranks
Section, wherein, in the touch control detection stage, the first GAS signals are low level signal, and the 2nd GAS signals are high level signal, all
Gate drive signal opening function stage, the first GAS signals are high level signal, and the 2nd GAS signals are low level signal.
In order to solve the above technical problems, another technical solution used in the present invention is：A kind of liquid crystal display is provided, wrapped
Above-mentioned GOA circuits are included.
The beneficial effects of the invention are as follows：The GOA circuits and liquid crystal display of the present invention passes through common signal point control module
The level and signal point control module of common signal point are pulled up after the All Gate On stages in All Gate On ranks
The level of pulldown gate signaling point after section, so as to electric leakage of the control gate signaling point after the All Gate On stages to subtract
The risk of few GOA circuit malfunctions, meanwhile, the present invention controls raster data model during touch screen scanning to believe by two GAS signals
Number output, can eliminate scanning signal in GOA circuits gate drive signal produce influence, so as to ensure GOA circuits
Normal work.
Brief description of the drawings
Fig. 1 is the structural representation of the GOA circuits of the embodiment of the present invention；
Fig. 2 is the circuit theory diagrams of the first embodiment of GOA unit in GOA circuits shown in Fig. 1；
Fig. 3 is the working timing figure of GOA unit shown in Fig. 2；
Fig. 4 is the circuit theory diagrams of the second embodiment of GOA unit in GOA circuits shown in Fig. 1；
Fig. 5 is the working timing figure of GOA unit shown in Fig. 4；
Fig. 6 is the structural representation of the liquid crystal display of the embodiment of the present invention.
Embodiment
Some vocabulary have been used among specification and claims to censure the skill in specific component, art
Art personnel are, it is to be appreciated that manufacturer may call same component with different nouns.Present specification and claims
Not in the way of the difference of title is used as differentiation component, but it is used as the base of differentiation with the difference of component functionally
It is accurate.The present invention is described in detail with reference to the accompanying drawings and examples.
Fig. 1 is the structural representation of the GOA circuits of the embodiment of the present invention.As shown in figure 1, GOA circuits 10 include cascade
Multiple GOA units 11, wherein, N grades of GOA units 11 are used to export gate drive signal G (N) with to corresponding in viewing area
The N articles horizontal scanning line is charged, so as to realize the normal display of liquid crystal display.
Specifically, GOA circuits 10 include the first GOA sub-circuits 101 and the idol that the cascade of GOA unit 11 of odd level is formed
The 2nd GOA sub-circuits 102 that the cascade of GOA unit 11 of several levels is formed.GOA circuits 10 are driven using interlacing scan (Interlace)
Flowing mode, the first GOA sub-circuits 101 and the 2nd GOA sub-circuits 102 alternately export gate drive signal.
When GOA circuits 10 receive the first clock signal CK1, second clock signal CK2, the 3rd clock signal CK3 and the 4th
Clock signal CK4, wherein, the first clock signal CK1, second clock signal CK2, the 3rd clock signal CK3, the 4th clock letter
Timesharing is effective successively in the action period of GOA circuits 10 by number CK3.Wherein, the first GOA sub-circuits 101 receive the first clock signal
CK1 and the 3rd clock signal CK3, the 2nd GOA sub-circuits 102 receive second clock signal CK2 and the 4th clock signal CK4.
Fig. 2 is the circuit theory diagrams of the first embodiment of GOA unit in GOA circuits shown in Fig. 1.As shown in Fig. 2 N grades
GOA unit 11 includes positive and negative scan module 100, output control module 200, drop-down module 300, common signal point control module
400th, signal point control module 500 and GAS signal functions module 600.
Wherein, positive and negative scan module 100 is used to utilize the first drive signal U2D and the second drive signal D2U control GOA electricity
The forward scan or reverse scan on road.Output control module 200 is used to control N grades of grid during the effect of N grades of GOA units
Pole drive signal G (N) output.Drop-down module 300 is used to pull down N grades of grid drives between the inaction period of N grades of GOA units
Dynamic signal G (N) level and the output that N grades of gate drive signal G (N) are controlled during touch screen is scanned.Common signal
Point control module 400 is used to pull down common signal point P level in all gate drive signal opening function stages, is entering black
Shield awakening phase pull-up common signal point P level and control common signal point P's during the effect of N grades of GOA units
Level.Signal point control module 500 be used for during the effect of N grades of GOA units control gate signaling point Q level with
And in the level for entering blank screen awakening phase pulldown gate signaling point Q.GAS signal functions module 600 is used to utilize the first GAS letters
Number Gas1 and the 2nd GAS signals Gas2 realizes all gate drive signal opening functions of GOA circuits and in touch screen scanning
Period controls the output of N grades of gate drive signal G (N).Wherein, during the effect of N grades of GOA units namely N grades of GOA are mono-
The member normal gate drive signal G (N) of output is so that the stage that liquid crystal display is normally shown, namely follow-up timing diagram 3 and Fig. 5
In the Display stages.
Specifically, positive and negative scan module 100 includes transistor NT9 and transistor NT10, transistor NT9 grid and the
N-2 grades of gate drive signal G (N-2) connections, transistor NT9 drain electrode is connected with the first drive signal U2D, transistor NT9's
Source electrode is connected with signal point Q, and transistor NT10 grid is connected with N+2 grades of gate drive signal G (N+2), transistor
NT10 drain electrode is connected with the second drive signal D2U, and transistor NT10 source electrode is connected with signal point Q.
Output control module 200 includes transistor NT7 and the first electric capacity C1, transistor NT7 grid are electric with first respectively
Hold C1 one end and signal point Q connections, transistor NT7 source electrode and the first electric capacity C1 other end and N grades of grids drives
Dynamic signal G (N) connections, transistor NT7 drain electrode is connected with the first control clock CK.Wherein, the first electric capacity C1 is used to lift grid
Pole signaling point Q current potential.
Pulling down module 300 includes transistor NT8, and transistor NT8 grid is connected with common signal point P, transistor NT8's
Source electrode is connected with negative pressure constant voltage signal VGL, and transistor NT8 drain electrode is connected with N grades of gate drive signal G (N).
Common signal point control module 400 includes transistor NT1, transistor NT2, transistor NT3 and transistor NT12, brilliant
Body pipe NT1 grid is connected after being connected with drain electrode with reset signal Reset, and transistor NT1 source electrode and common signal point P connect
Connect, transistor NT2 grid is connected with signal point Q, transistor NT2 source electrode is connected with the second control clock XCK, crystal
Pipe NT2 drain electrode is connected with common signal point P, and transistor NT3 grid is connected with the second control clock XCK, transistor NT3's
Source electrode is connected with common signal point P, and transistor NT3 drain electrode is connected with malleation constant voltage signal VGH, transistor NT12 grid with
First GAS signals GAS1 connections, transistor NT12 source electrode is connected with negative pressure constant voltage signal VGL, transistor NT12 drain electrode with
Common signal point P connections.
Signal point control module 500 includes transistor NT4, transistor NT5 and transistor NT14, transistor NT4's
Grid is connected with the first control clock CK, and transistor NT4 source electrode is connected with transistor NT5 drain electrode, transistor NT4 drain electrode
It is connected with signal point Q, transistor NT5 grid is connected with common signal point P, transistor NT5 source electrode and negative pressure constant pressure
Signal VGL connections, transistor NT14 grid is connected with transistor NT1 grid, transistor NT14 source electrode and negative pressure constant pressure
Signal VGL connections, transistor NT14 drain electrode is connected with signal point Q.
GAS signal functions unit 600 includes transistor NT11 and transistor NT13, and transistor NT11 grid and source electrode connect
The first GAS signal GAS1 are received after connecing, transistor NT11 drain electrode is connected with N grades of gate drive signal G (N), transistor
NT13 grid receives the 2nd GAS signal GAS2, and transistor NT13 source electrode is connected with negative pressure constant voltage signal VGL, transistor
NT13 drain electrode is connected with N grades of gate drive signal G (N).
Wherein, when N grades of GOA units 11 are the GOA unit in the first GOA sub-circuits 101, the first clock signal CK1
The the first control clock CK and the second control clock XCK inputted with the 3rd clock signal CK3 interlaced alternatives in GOA unit.As N
When level GOA unit 11 is the GOA unit in the 2nd GOA sub-circuits 102, second clock signal CK2 and the 4th clock signal CK4 every
The first control clock CK and the second control clock XCK that row is alternately inputted in GOA unit.
It will be understood to those skilled in the art that the present embodiment is entered so that the transistor in GOA unit is NMOS tube as an example
Row explanation, in other embodiments, the transistor in GOA unit can also be PMOS.
Please also refer to Fig. 3, Fig. 3 is the working timing figure of GOA unit shown in Fig. 2.As shown in figure 3, the work of GOA unit
Process includes blank screen stage and blank screen awakening phase, wherein, the blank screen stage includes touch control detection TP stages and all raster data models
Signal opening function All Gate On stages, blank screen awakening phase includes normal display Display stages and touch screen scanning TP
The Scan stages.
In the blank screen stage, the first GAS signals Gas1 is high level signal, and the current potential of high level signal is+5V, the 2nd GAS
Signal Gas2 is low level signal, and the current potential of low level signal is -5V.Wherein, in All Gate On stages, the first GAS signals
Gas1 controlling transistors NT11 realizes all gate drive signal opening functions, meanwhile, the first GAS signals Gas1 control crystal
Pipe NT12 realizes common signal point P drop-down, closes drop-down passage, and all gate drive signals have been better achieved and have opened work(
Energy.
After blank screen awakening phase is entered, in the Display stages, first, reset signal Reset controlling transistors NT1 is protected
The current potential for having demonstrate,proved common signal point P is initialized as high potential, and then ensure that signal point Q output is in normal current potential,
Reduce signal point Q electric leakage.Then, the first clock signal CK1, second clock signal CK2, the 3rd clock signal CK3,
Timesharing is effective so as to control GOA unit to export scanning signal G (N) with to corresponding in viewing area successively by four clock signal CK3
The N articles horizontal scanning line is charged, and realizes the normal display of liquid crystal display.Then, in the TP Scan stages, the first GAS letters
Number Gas1 is high level signal, and the current potential of high level signal is+10V, and the 2nd Gas signals Gas2 is low level signal, low level
The current potential of signal is -11.5V, the first clock signal CK1, second clock signal CK2, the 3rd clock signal CK3, the 4th clock letter
Number CK3 and negative pressure constant voltage signal VGL output scanning pulse signals so that N grades of gate drive signal G (N) are in the TP Scan stages
Scanning pulse signal is exported, so as to eliminate the scanning signal TP PAD of the touch screen during TP Scan to the grid that normally export
Pole drive signal G (N) influence, and then eliminate the influence to the normal display of liquid crystal display.
Fig. 4 is the circuit theory diagrams of the second embodiment of GOA unit in GOA circuits shown in Fig. 1.Second shown in Fig. 4 is real
Applying the difference of example and the first embodiment shown in Fig. 2 is：Second embodiment shown in Fig. 4 further comprises：First electric leakage control
Module 700, the second electric leakage control module 800 and common signal point secondary control module 900.
Wherein, the first electric leakage control module 700 is used to reduce signal point Q's during the effect of N grades of GOA units
Electric leakage.Second electric leakage control module 800 is used for the electric leakage for reducing signal point Q during touch screen is scanned.Common signal point is auxiliary
Control module 800 is helped to be used to aid in common signal point control module 400 to control public letter during the effect of N grades of GOA units
Number point P level.
Specifically, the first electric leakage control module 700 includes transistor NT6, and transistor NT6 is serially connected with transistor NT4's
Between drain electrode and transistor NT7 grid, transistor NT6 grid is connected with malleation constant voltage signal VGH, transistor NT6 source
Pole is connected with transistor NT7 grid, and transistor NT6 drain electrode is connected with transistor NT4 drain electrode.Wherein, the first electric leakage control
Molding block 700 is controlled in normally display electric leakages of the phase gate signaling point Q through transistor NT7.
Second electric leakage control module 800 includes transistor NT15 and transistor NT16, transistor NT15 grid and first
Drive signal U2D connections, transistor NT16 grid is connected with the second drive signal D2U, transistor NT15 source electrode and crystal
It is connected after pipe NT16 source electrode connection with transistor NT4 drain electrode, transistor NT15 drain electrode connects with transistor NT16 drain electrode
The source electrode afterwards with transistor NT9 is connect to be connected.Wherein, the second electric leakage control module 800 ensure that in touch screen sweep phase grid
Signal Q stabilization, reduces signal point Q electric leakage.
Common signal point secondary control module 900 be serially connected with second clock control signal XCK and transistor NT2 source electrode it
Between, common signal point secondary control module 900 includes transistor NT17 and transistor NT18, transistor NT17 grid and first
Drive signal U2D connections, transistor NT18 grid is connected with the second drive signal D2U, transistor NT17 and transistor NT18
Source electrode be connected with transistor NT2 source electrode, transistor NT17 and transistor NT18 drain electrode connect with the second control clock XCK
Connect.Wherein, enter between common signal point secondary control module 900 passes through transistor NT17 and transistor NT18 source electrode and drain electrode
Line translation has reached the purpose of more preferable control common signal point P level.
Preferably, the second embodiment shown in Fig. 4 further comprises the second electric capacity C2, the second electric capacity C2 one end with it is public
Signaling point P connections, the second electric capacity C2 other end is connected with negative pressure constant voltage signal VGL.
Please also refer to Fig. 5, Fig. 5 is the working timing figure of GOA unit shown in Fig. 4.Working timing figure and figure shown in Fig. 5
The difference of working timing figure shown in 4 is：The first Gas signals Gas1 and the 2nd Gas signals Gas2 in the blank screen stage, Fig. 5
Work schedule is different with the sequential in Fig. 4, defeated so as to eliminate blank screen stage All Gate On functions post tensioned unbonded prestressed concrete signaling point Q
Go out voltage instability, cause the risk of circuit malfunction.
Specifically, in touch control detection stage namely TP stages, the first GAS signals Gas1 is low level signal, the 2nd GAS
Signal Gas2 is high level signal, in all gate drive signal opening function stages namely All Gate On stages, first
GAS signals Gas1 is high level signal, and the 2nd GAS signals Gas2 is low level signal.Wherein, the current potential of high level signal for+
5V, the current potential of low level signal is -5V.
Fig. 6 is the structural representation of the liquid crystal display of the embodiment of the present invention.As shown in fig. 6, liquid crystal display 1 includes
Above-mentioned GOA circuits 10.
The beneficial effects of the invention are as follows：The GOA circuits and liquid crystal display of the present invention passes through common signal point control module
The level and signal point control module of common signal point are pulled up after the All Gate On stages in All Gate On ranks
The level of pulldown gate signaling point after section, so as to electric leakage of the control gate signaling point after the All Gate On stages to subtract
The risk of few GOA circuit malfunctions, meanwhile, the present invention controls raster data model during touch screen scanning to believe by two GAS signals
Number output, can eliminate scanning signal in GOA circuits gate drive signal produce influence, so as to ensure GOA circuits
Normal work.
Embodiments of the present invention are the foregoing is only, are not intended to limit the scope of the invention, it is every to utilize this
Equivalent structure or equivalent flow conversion that description of the invention and accompanying drawing content are made, or directly or indirectly it is used in other correlations
Technical field, is included within the scope of the present invention.
Claims (10)
1. a kind of GOA circuits, for liquid crystal display, it is characterised in that the GOA circuits include multiple GOA units of cascade,
Wherein, N grades of GOA units include：Positive and negative scan module, output control module, drop-down module, common signal point control module,
Signal point control module and GAS signal function modules；
The positive and negative scan module is used to control the forward direction of the GOA circuits to sweep using the first drive signal and the second drive signal
Retouch or reverse scan；
The output control module is used for the output that N grades of gate drive signals are controlled during the effect of N grades of GOA units；
The drop-down module is used for the level that the N grades of gate drive signals are pulled down between the inaction period of N grades of GOA units
And the output of the N grades of gate drive signals is controlled during touch screen is scanned；
The common signal point control module is used to pull down common signal point in all gate drive signal opening function stages
Level, pull up the level of the common signal point and controlled during the effect of N grades of GOA units entering blank screen awakening phase
Make the level of the common signal point；
The signal point control module be used for during the effect of N grades of GOA units control gate signaling point level with
And in the level for entering the blank screen awakening phase drop-down signal point；
The GAS signal functions module is used to realize all of the GOA circuits using the first GAS signals and the 2nd GAS signals
Gate drive signal opening function and the output that the N grades of gate drive signals are controlled during the touch screen is scanned；
Wherein, all gate drive signal opening function stages refer to all raster data models letter in the GOA circuits
Significant level number is set to while the stage being scanned to liquid crystal display.
2. circuit according to claim 1, it is characterised in that
The positive and negative scan module includes the first transistor (NT9) and second transistor (NT10), the first transistor (NT9)
Grid be connected with N-2 grades of gate drive signals, the drain electrode of the first transistor (NT9) connects with first drive signal
Connect, the source electrode of the first transistor (NT9) is connected with the signal point, the grid of the second transistor (NT10) with
N+2 grades of gate drive signal connections, the drain electrode of the second transistor (NT10) is connected with second drive signal, described
The source electrode of second transistor (NT10) is connected with the signal point；
The output control module includes third transistor (NT7) and the first electric capacity, the grid point of the third transistor (NT7)
It is not connected with one end of first electric capacity and signal point, the source electrode of the third transistor (NT7) and described the
The other end of one electric capacity and N grades of gate drive signals connection, the drain electrode of the third transistor (NT7) and the first control
Clock is connected；
The drop-down module includes the 4th transistor (NT8), and grid and the common signal point of the 4th transistor (NT8) connect
Connect, the source electrode of the 4th transistor (NT8) is connected with negative pressure constant voltage signal, the drain electrode of the 4th transistor (NT8) and institute
State N grades of gate drive signal connections；
The common signal point control module includes the 5th transistor (NT1), the 6th transistor (NT2), the 7th transistor (NT3)
With the 8th transistor (NT12), the grid of the 5th transistor (NT1) is connected after being connected with drain electrode with reset signal, and described the
The source electrode of five transistors (NT1) is connected with the common signal point, and grid and the grid of the 6th transistor (NT2) are believed
Number point connection, the source electrode of the 6th transistor (NT2) controls clock to be connected with second, the leakage of the 6th transistor (NT2)
Pole is connected with the common signal point, and the grid of the 7th transistor (NT3) is connected with the described second control clock, and described the
The source electrode of seven transistors (NT3) is connected with the common signal point, and drain electrode and the malleation constant pressure of the 7th transistor (NT3) are believed
Number connection, the grid of the 8th transistor (NT12) is connected with the first GAS signals, the source electrode of the 8th transistor (NT12)
It is connected with the negative pressure constant voltage signal, the drain electrode of the 8th transistor (NT12) is connected with the common signal point；
The signal point control module includes the 9th transistor (NT4), the tenth transistor (NT5) and the 11st transistor
(NT14), the grid of the 9th transistor (NT4) is connected with the described first control clock, the 9th transistor (NT4)
Source electrode is connected with the drain electrode of the tenth transistor (NT5), the drain electrode of the 9th transistor (NT4) and the signal point
Connection, the grid of the tenth transistor (NT5) is connected with the common signal point, the source electrode of the tenth transistor (NT5)
It is connected with the negative pressure constant voltage signal, the grid of the 11st transistor (NT14) and the grid of the 5th transistor (NT1)
Pole is connected, and the source electrode of the 11st transistor (NT14) is connected with the negative pressure constant voltage signal, the 11st transistor
(NT14) drain electrode is connected with the signal point；
The GAS signal functions unit includes the tenth two-transistor (NT11) and the 13rd transistor (NT13), the described 12nd
The first GAS signals, the leakage of the tenth two-transistor (NT11) are received after grid and the source electrode connection of transistor (NT11)
Pole is connected with the N grades of gate drive signals, and the grid of the 13rd transistor (NT13) receives the 2nd GAS letters
Number, the source electrode of the 13rd transistor (NT13) is connected with the negative pressure constant voltage signal, the 13rd transistor (NT13)
Drain electrode be connected with the N grades of gate drive signals.
3. circuit according to claim 2, it is characterised in that the circuit further comprises the first electric leakage control module,
Electric leakage for reducing the signal point during the effect of N grades of GOA units；
Wherein, first electric leakage control module includes the 14th transistor (NT6), the 14th transistor (NT6) concatenation
Between the drain electrode of the 9th transistor (NT4) and the grid of the third transistor (NT7), the 14th transistor
(NT6) grid is connected with the malleation constant voltage signal, source electrode and the third transistor of the 14th transistor (NT6)
(NT7) grid connection, the drain electrode of the 14th transistor (NT6) is connected with the drain electrode of the 9th transistor (NT4).
4. circuit according to claim 2, it is characterised in that the circuit further comprises the second electric leakage control module,
Electric leakage for the signal point during reducing the touch screen scanning；
Wherein, second electric leakage control module includes the 15th transistor (NT15) and the 16th transistor (NT16), described
The grid of 15th transistor (NT15) is connected with first drive signal, the grid of the 16th transistor (NT16) with
The second drive signal connection, the source electrode of the 15th transistor (NT15) and the source of the 16th transistor (NT16)
Be connected after the connection of pole with the drain electrode of the 9th transistor (NT4), the drain electrode of the 15th transistor (NT15) and described the
It is connected after the drain electrode connection of 16 transistors (NT16) with the source electrode of the first transistor (NT9).
5. circuit according to claim 4, it is characterised in that the circuit further comprises common signal point auxiliary control mould
Block, for aiding in the common signal point control module to control the common signal point during the effect of N grades of GOA units
Level；
Wherein, the common signal point secondary control module is serially connected with the second control clock and the 6th transistor
(NT2) between source electrode, the common signal point secondary control module includes the 17th transistor (NT17) and the 18th crystal
Manage (NT18), the grid of the 17th transistor (NT17) is connected with first drive signal, the 18th transistor
(NT18) grid is connected with second drive signal, the 17th transistor (NT17) and the 18th transistor
(NT18) source electrode is connected with the source electrode of the 6th transistor (NT2), the 17th transistor (NT17) and the described tenth
The drain electrode of eight transistors (NT18) is connected with the described second control clock.
6. circuit according to claim 2, it is characterised in that the GOA circuits receive the first clock signal, second clock
Signal, the 3rd clock signal and the 4th clock signal, wherein, first clock signal, second clock signal, the 3rd clock letter
Number, timesharing is effective successively in the action period of the GOA circuits for the 4th clock signal；
The GOA unit of GOA circuits including odd level cascades the described of the first GOA sub-circuits to be formed and even level
GOA unit cascades the 2nd GOA sub-circuits to be formed；
In the first GOA sub-circuits, first clock signal and the 3rd clock signal interlaced alternative are input to institute
State the first control clock and the second control clock；
In the 2nd GOA sub-circuits, the second clock signal and the 4th clock signal interlaced alternative are input to institute
State the first control clock and the second control clock.
7. GOA circuits according to claim 6, it is characterised in that in touch screen sweep phase, the first clock letter
Number, second clock signal, the 3rd clock signal, the 4th clock signal and the negative pressure constant voltage signal output scanning pulse signal.
8. GOA circuits according to claim 2, it is characterised in that in the blank screen stage of the liquid crystal display, described
One GAS signals are high level signal, and the 2nd GAS signals are low level signal.
9. GOA circuits according to claim 5, it is characterised in that the blank screen stage of the liquid crystal display includes touch-control
Detection-phase and all gate drive signal opening function stages, wherein, in the touch control detection stage, the first GAS letters
Number be low level signal, the 2nd GAS signals be high level signal, in all gate drive signal opening function ranks
Section, the first GAS signals are high level signal, and the 2nd GAS signals are low level signal.
10. a kind of liquid crystal display, it is characterised in that including the GOA circuits described in claim any one of 1-9.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510719419.7A CN105206244B (en) | 2015-10-29 | 2015-10-29 | A kind of GOA circuits and liquid crystal display |
| US15/011,502 US9898989B2 (en) | 2015-10-29 | 2016-01-30 | Gate driver on array (GOA) circuit and liquid crystal display apparatus having the GOA circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510719419.7A CN105206244B (en) | 2015-10-29 | 2015-10-29 | A kind of GOA circuits and liquid crystal display |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105206244A CN105206244A (en) | 2015-12-30 |
| CN105206244B true CN105206244B (en) | 2017-10-17 |
Family
ID=54953875
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510719419.7A Active CN105206244B (en) | 2015-10-29 | 2015-10-29 | A kind of GOA circuits and liquid crystal display |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9898989B2 (en) |
| CN (1) | CN105206244B (en) |
Families Citing this family (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105047159B (en) * | 2015-08-24 | 2017-11-10 | 深圳市华星光电技术有限公司 | A kind of GOA circuits and liquid crystal display |
| CN105469766B (en) * | 2016-01-04 | 2019-04-30 | 武汉华星光电技术有限公司 | GOA circuit |
| CN105513550B (en) * | 2016-01-04 | 2019-02-01 | 武汉华星光电技术有限公司 | GOA driving circuit |
| CN106098003B (en) * | 2016-08-08 | 2019-01-22 | 武汉华星光电技术有限公司 | GOA circuit |
| CN106128354B (en) * | 2016-09-12 | 2018-01-30 | 武汉华星光电技术有限公司 | Flat display apparatus and its scan drive circuit |
| CN106652933B (en) * | 2016-11-18 | 2021-02-26 | 南京中电熊猫液晶显示科技有限公司 | Grid drive circuit with forward and reverse scanning function |
| KR102586365B1 (en) * | 2016-11-30 | 2023-10-06 | 엘지디스플레이 주식회사 | Shift resister, image display device containing the same and method of driving the same |
| CN107329341B (en) * | 2017-08-22 | 2019-12-24 | 深圳市华星光电半导体显示技术有限公司 | GOA array substrate and TFT display large plate |
| CN107610670B (en) * | 2017-10-31 | 2019-12-03 | 武汉华星光电技术有限公司 | A kind of GOA driving circuit |
| US10431178B2 (en) * | 2017-10-31 | 2019-10-01 | Wuhan China Star Optoelectronics Technology Co., Ltd. | GOA driving circuit |
| CN107749281B (en) * | 2017-10-31 | 2020-05-05 | 武汉华星光电技术有限公司 | Grid driving circuit |
| KR102430061B1 (en) | 2017-11-17 | 2022-08-04 | 엘지디스플레이 주식회사 | Shift register and display device comprising the same |
| CN107799083B (en) * | 2017-11-17 | 2020-02-07 | 武汉华星光电技术有限公司 | GOA circuit |
| CN107871483B (en) * | 2017-11-27 | 2020-03-17 | 武汉华星光电技术有限公司 | GOA circuit embedded touch display panel |
| US10453415B2 (en) | 2017-11-29 | 2019-10-22 | Wuhan China Star Optoelectronics Technology Co., Ltd. | GOA circuit and embedded touch display panel |
| CN107863079A (en) * | 2017-11-29 | 2018-03-30 | 武汉华星光电技术有限公司 | A kind of GOA circuits embedded type touch control display panel |
| CN108399902A (en) * | 2018-03-27 | 2018-08-14 | 京东方科技集团股份有限公司 | Shift register, gate driving circuit and display device |
| CN108766380B (en) * | 2018-05-30 | 2020-05-29 | 武汉华星光电技术有限公司 | GOA circuit |
| CN109979370A (en) * | 2018-11-28 | 2019-07-05 | 武汉华星光电技术有限公司 | GOA circuit and display panel |
| CN109326261B (en) * | 2018-11-30 | 2020-10-27 | 武汉华星光电技术有限公司 | GOA circuit and display panel |
| CN109616077B (en) * | 2019-02-14 | 2022-01-07 | 惠科股份有限公司 | Grid driving circuit and liquid crystal display |
| CN110070817B (en) | 2019-04-08 | 2020-11-10 | 武汉华星光电半导体显示技术有限公司 | GOA driving unit, GOA circuit and display device |
| CN111326096A (en) | 2020-04-07 | 2020-06-23 | 武汉华星光电技术有限公司 | GOA circuit and display panel |
| CN111627402B (en) * | 2020-06-01 | 2021-09-24 | 武汉华星光电技术有限公司 | GOA circuit, display panel and display device |
| CN111627404B (en) * | 2020-06-09 | 2021-11-23 | 武汉华星光电技术有限公司 | GOA circuit, display panel and display device |
| TWI731738B (en) * | 2020-07-06 | 2021-06-21 | 敦泰電子股份有限公司 | Driving system and method for touch display panel |
| CN113903283B (en) * | 2020-07-06 | 2023-10-13 | 敦泰电子股份有限公司 | Driving system and method of touch display panel |
| CN112017583A (en) | 2020-09-09 | 2020-12-01 | 武汉华星光电技术有限公司 | Multiplexing grid drive circuit and display panel |
| CN112233622B (en) * | 2020-10-22 | 2022-04-05 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit and display panel |
| CN114793462B (en) * | 2020-11-26 | 2024-01-30 | 京东方科技集团股份有限公司 | Driving method, grid driving unit and display touch device |
| CN112509531A (en) * | 2020-12-04 | 2021-03-16 | 武汉华星光电技术有限公司 | Integrated gate drive circuit and display device |
| CN114093331B (en) * | 2021-11-22 | 2022-10-04 | 武汉华星光电技术有限公司 | GOA drive circuit and display panel |
| CN114187873B (en) * | 2021-12-10 | 2023-05-30 | 武汉华星光电技术有限公司 | Gate driving circuit and display device |
| CN114170963A (en) * | 2022-01-06 | 2022-03-11 | 信利(仁寿)高端显示科技有限公司 | Anti-interference GOA circuit and driving method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101086565A (en) * | 2006-02-24 | 2007-12-12 | 三星电子株式会社 | Display device and method of controlling touch detection unit |
| CN104750421A (en) * | 2015-04-20 | 2015-07-01 | 深圳市欧珀通信软件有限公司 | Touch screen operation method and device for mobile terminal |
| CN104992684A (en) * | 2015-07-07 | 2015-10-21 | 武汉华星光电技术有限公司 | Display used for controlling gate drive timing sequence and corresponding control method |
| CN205122157U (en) * | 2015-10-29 | 2016-03-30 | 武汉华星光电技术有限公司 | GOA circuit and LCD |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4544948B2 (en) * | 2004-03-26 | 2010-09-15 | シャープ株式会社 | Image display control device |
| KR101341005B1 (en) * | 2008-12-19 | 2013-12-13 | 엘지디스플레이 주식회사 | Shift register |
| KR101382108B1 (en) * | 2012-06-15 | 2014-04-08 | 엘지디스플레이 주식회사 | Liquid crystal display device and driving method thereof |
| CN104332181B (en) * | 2014-11-03 | 2018-11-13 | 合肥鑫晟光电科技有限公司 | A kind of shift register and gate drive apparatus |
-
2015
- 2015-10-29 CN CN201510719419.7A patent/CN105206244B/en active Active
-
2016
- 2016-01-30 US US15/011,502 patent/US9898989B2/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101086565A (en) * | 2006-02-24 | 2007-12-12 | 三星电子株式会社 | Display device and method of controlling touch detection unit |
| CN104750421A (en) * | 2015-04-20 | 2015-07-01 | 深圳市欧珀通信软件有限公司 | Touch screen operation method and device for mobile terminal |
| CN104992684A (en) * | 2015-07-07 | 2015-10-21 | 武汉华星光电技术有限公司 | Display used for controlling gate drive timing sequence and corresponding control method |
| CN205122157U (en) * | 2015-10-29 | 2016-03-30 | 武汉华星光电技术有限公司 | GOA circuit and LCD |
Also Published As
| Publication number | Publication date |
|---|---|
| US9898989B2 (en) | 2018-02-20 |
| CN105206244A (en) | 2015-12-30 |
| US20170124975A1 (en) | 2017-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105206244B (en) | A kind of GOA circuits and liquid crystal display | |
| CN104332144B (en) | Liquid crystal display panel and gate drive circuit thereof | |
| CN105336291B (en) | Shift register cell and its driving method and display device | |
| CN107452350B (en) | Gate drive apparatus and display panel | |
| CN102645773B (en) | Gate driving circuit and liquid crystal display having same | |
| KR102019577B1 (en) | GOA circuit and liquid crystal display | |
| CN202443728U (en) | Shift register, gate driver and display device | |
| CN205122157U (en) | GOA circuit and LCD | |
| CN105280134B (en) | Shift register circuit and operation method thereof | |
| CN105047158B (en) | A kind of GOA circuits and liquid crystal display | |
| CN100354711C (en) | Shift register and liquid crystal display device using the same | |
| CN108010498A (en) | A kind of GOA circuits and liquid crystal panel, display device | |
| CN104732904B (en) | Display device and gate drive circuit and gate drive unit circuit thereof | |
| WO2019085266A1 (en) | Gate drive circuit | |
| CN107958656A (en) | GOA circuits | |
| WO2017067074A1 (en) | Driving method for in cell type touch control display panel | |
| CN106782389A (en) | A kind of array base palte horizontal drive circuit | |
| CN104091573A (en) | Shifting registering unit, gate driving device, display panel and display device | |
| CN102750987A (en) | Shift register | |
| CN101369460A (en) | Shift buffer | |
| CN108091308A (en) | A kind of GOA circuits | |
| CN106128392A (en) | GOA drive circuit and embedded type touch control display floater | |
| CN105047159B (en) | A kind of GOA circuits and liquid crystal display | |
| CN108694903A (en) | Array substrate horizontal drive circuit | |
| CN103456259A (en) | Grid electrode driving circuit, grid line driving method and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |